R600: Scheduling support for VLIW5 gen

[Vincent Lejeune]

Hi,

the first 2 patches in this serie make our scheduler properly support vliw5 hardware. Previously a vliw4 was always assumed;
it was compatible with vliw5 scheduling but provided not optimal performance as the transALU slot was never used.

The last patch is a more general performance improvement that increase performance in Lightmark 2008, and the other one
just make sure that there is never more than 4 litteral in a single ig instead of crashing at R600ControlFlowFinalizer.

Vincent
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-R600-Use-SchedModel-enum-for-is-Trans-Vector-Only-fu.patch
Type: text/x-patch
Size: 6444 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130726/e8bf24fe/attachment.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0002-R600-Non-vector-only-instruction-can-be-scheduled-on.patch
Type: text/x-patch
Size: 9274 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130726/e8bf24fe/attachment-0001.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0003-R600-Avoid-more-than-4-literals-in-the-same-instruct.patch
Type: text/x-patch
Size: 4059 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130726/e8bf24fe/attachment-0002.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0004-R600-Do-not-mergevector-after-a-vector-reg-is-used.patch
Type: text/x-patch
Size: 1593 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130726/e8bf24fe/attachment-0003.bin>