[PATCH] [ARMv8] Add MC assembly/disassembly for VSEL

[Joey Gouly]

Hi t.p.northover, amaury.dlv,

This patch adds support for assembling/disassembling the VSEL{GE, GT, EQ, VS} instructions to V8FP.

I also added a new decoder namespace, as this instruction (and several others to come) has 31-28 bits as 0b1111, whereas all other Thumb instructions have 0b1110. I can not add a new namespace, but it requires having a function with a switch statement without ~35 cases in it, which is a bit ugly.

Note, although this has a predicate suffix, it is not a predicable instruction. It is similar to csel, fcsel in AArch64.

http://llvm-reviews.chandlerc.com/D1098

Files:
  test/MC/ARM/v8fp.s
  test/MC/Disassembler/ARM/v8fp.txt
  lib/Target/ARM/AsmParser/ARMAsmParser.cpp
  lib/Target/ARM/ARMInstrVFP.td
  lib/Target/ARM/ARMInstrFormats.td
  lib/Target/ARM/Disassembler/ARMDisassembler.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D1098.1.patch
Type: text/x-patch
Size: 7201 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130704/e1dd9869/attachment.bin>