> When encoded to thumb, VFP instruction and VMOV/VDUP between scalar and > core registers, must have their predicate bit to 0b1110. LGTM. Tim. http://llvm-reviews.chandlerc.com/D1020