[llvm] r184117 - R600: PV stores Reg id, not index

[Vincent Lejeune]

Author: vljn
Date: Mon Jun 17 15:16:40 2013
New Revision: 184117

URL: http://llvm.org/viewvc/llvm-project?rev=184117&view=rev
Log:
R600: PV stores Reg id, not index

Added:
    llvm/trunk/test/CodeGen/R600/pv-packing.ll
Modified:
    llvm/trunk/lib/Target/R600/R600InstrInfo.cpp

Modified: llvm/trunk/lib/Target/R600/R600InstrInfo.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/R600/R600InstrInfo.cpp?rev=184117&r1=184116&r2=184117&view=diff
==============================================================================
--- llvm/trunk/lib/Target/R600/R600InstrInfo.cpp (original)
+++ llvm/trunk/lib/Target/R600/R600InstrInfo.cpp Mon Jun 17 15:16:40 2013
@@ -239,7 +239,7 @@ R600InstrInfo::ExtractSrcs(MachineInstr
       Result.push_back(DummyPair);
       continue;
     }
-    if (PV.find(Index) != PV.end()) {
+    if (PV.find(Reg) != PV.end()) {
       Result.push_back(DummyPair);
       continue;
     }

Added: llvm/trunk/test/CodeGen/R600/pv-packing.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/R600/pv-packing.ll?rev=184117&view=auto
==============================================================================
--- llvm/trunk/test/CodeGen/R600/pv-packing.ll (added)
+++ llvm/trunk/test/CodeGen/R600/pv-packing.ll Mon Jun 17 15:16:40 2013
@@ -0,0 +1,50 @@
+; RUN: llc < %s -march=r600 -mcpu=cayman | FileCheck %s
+
+;CHECK: DOT4  T{{[0-9]\.X}}
+;CHECK: MULADD_IEEE * T{{[0-9]\.W}}
+
+define void @main() #0 {
+main_body:
+  %0 = call float @llvm.R600.load.input(i32 4)
+  %1 = call float @llvm.R600.load.input(i32 5)
+  %2 = call float @llvm.R600.load.input(i32 6)
+  %3 = call float @llvm.R600.load.input(i32 8)
+  %4 = call float @llvm.R600.load.input(i32 9)
+  %5 = call float @llvm.R600.load.input(i32 10)
+  %6 = call float @llvm.R600.load.input(i32 12)
+  %7 = call float @llvm.R600.load.input(i32 13)
+  %8 = call float @llvm.R600.load.input(i32 14)
+  %9 = load <4 x float> addrspace(8)* null
+  %10 = load <4 x float> addrspace(8)* getelementptr ([1024 x <4 x float>] addrspace(8)* null, i64 0, i32 1)
+  %11 = call float @llvm.AMDGPU.dp4(<4 x float> %9, <4 x float> %9)
+  %12 = fmul float %0, %3
+  %13 = fadd float %12, %6
+  %14 = fmul float %1, %4
+  %15 = fadd float %14, %7
+  %16 = fmul float %2, %5
+  %17 = fadd float %16, %8
+  %18 = fmul float %11, %11
+  %19 = fadd float %18, %0
+  %20 = insertelement <4 x float> undef, float %13, i32 0
+  %21 = insertelement <4 x float> %20, float %15, i32 1
+  %22 = insertelement <4 x float> %21, float %17, i32 2
+  %23 = insertelement <4 x float> %22, float %19, i32 3
+  %24 = call float @llvm.AMDGPU.dp4(<4 x float> %23, <4 x float> %10)
+  %25 = insertelement <4 x float> undef, float %24, i32 0
+  call void @llvm.R600.store.swizzle(<4 x float> %25, i32 0, i32 2)
+  ret void
+}
+
+; Function Attrs: readnone
+declare float @llvm.R600.load.input(i32) #1
+
+; Function Attrs: readnone
+declare float @llvm.AMDGPU.dp4(<4 x float>, <4 x float>) #1
+
+
+declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
+
+attributes #0 = { "ShaderType"="1" }
+attributes #1 = { readnone }
+attributes #2 = { readonly }
+attributes #3 = { nounwind readonly }