[llvm-commits] Fixing Bug 13662: paired register for inline asm with 64-bit data on ARM

[Weiming Zhao]

The problem itself is more target-specific. Those modifiers are handled in
target specific code because their definition might be different across
platforms.

 

Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation

 

From: Carter, Jack [mailto:jcarter at mips.com] 
Sent: Thursday, November 15, 2012 11:47 AM
To: llvm-commits at cs.uiuc.edu
Cc: weimingz at codeaurora.org; grosbach at apple.com
Subject: Re: Fixing Bug 13662: paired register for inline asm with 64-bit
data on ARM

 

I would think that pairing registers would be a somewhat generic feature.

Would the proposed solution work cleanly for other targets such as Mips
which has constraints ('x') and operand modifiers ('D','L','M') that deal
with  register pairs?



-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121115/81697f0b/attachment.html>