[llvm-commits] [PATCH] Handle instructions wider than 32bit in tablegen disassembler emitter

[Stefan Hepp]

Hello,

I attached a small patch to handle instruction formats larger than the 
size of int in the autogenerated disassembler code. Currently the 
fieldMask is only 32 bit, so it does not work for fields above bit 32.

(Also see http://llvm.org/bugs/show_bug.cgi?id=13115 )

-Stefan
-------------- next part --------------
A non-text attachment was scrubbed...
Name: bugfix-for-handling-64bit-instructions-in-tablegen.patch
Type: text/x-patch
Size: 613 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20120629/e26a6b31/attachment.bin>