[llvm-commits] Request for Review - avoid register pressure with read/modify/write instructions

[Joel Jones]

This is a code change to add support for changing instruction sequences of the form:
  load
  inc/dec of 8/16/32/64 bits
  store
into the appropriate X86 inc/dec instruction:
  inc[qlwb]/dec[qlwb]

The change is in lib/Target/X86/X86ISelDAGToDAG.cpp, an svn diff of which is attached.
Also attached is a test case.

Joel Jones

-------------- next part --------------
A non-text attachment was scrubbed...
Name: X86OISelDAGToDAG.cpp.diff
Type: application/octet-stream
Size: 3201 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20120326/353d66f0/attachment.obj>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: readModWrite.ll
Type: application/octet-stream
Size: 3448 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20120326/353d66f0/attachment-0001.obj>