[llvm-commits] [PATCH] Fix a bug in GenWidenVectorLoads

[Rotem, Nadav]

On AVX, we can load 8xi32 at a time. The bug happens when two uneven loads are used: When we load the v12i32 type, the GenWidenVectorLoads method generates two loads: v8xi32 and v4xi32 and attempts to use CONCAT_VECTORS to join them. In this fix I concat undef values to fix the smaller value. The test "widen_load-2.ll" exposes this bug  (if you implement wide loads...).

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20110713/978790bd/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: widestore.diff
Type: application/octet-stream
Size: 1827 bytes
Desc: widestore.diff
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20110713/978790bd/attachment.obj>