[llvm-commits] [llvm] r131200 - /llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp
Eric Christopher
echristo at apple.com
Wed May 11 14:44:58 PDT 2011
Author: echristo
Date: Wed May 11 16:44:58 2011
New Revision: 131200
URL: http://llvm.org/viewvc/llvm-project?rev=131200&view=rev
Log:
Turn this into a table, this will make more sense shortly.
Part of rdar://8470697
Modified:
llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp
Modified: llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp?rev=131200&r1=131199&r2=131200&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp (original)
+++ llvm/trunk/lib/Target/X86/X86ISelDAGToDAG.cpp Wed May 11 16:44:58 2011
@@ -1482,6 +1482,22 @@
}
}
+static const unsigned int AtomicOpcTbl[1][11] = {
+ {
+ X86::LOCK_OR8mi,
+ X86::LOCK_OR8mr,
+ X86::LOCK_OR16mi8,
+ X86::LOCK_OR16mi,
+ X86::LOCK_OR16mr,
+ X86::LOCK_OR32mi8,
+ X86::LOCK_OR32mi,
+ X86::LOCK_OR32mr,
+ X86::LOCK_OR64mi8,
+ X86::LOCK_OR64mi32,
+ X86::LOCK_OR64mr
+ }
+};
+
SDNode *X86DAGToDAGISel::SelectAtomicLoadOr(SDNode *Node, EVT NVT) {
if (Node->hasAnyUseOfValue(0))
return 0;
@@ -1504,41 +1520,43 @@
Val = CurDAG->getTargetConstant(CN->getSExtValue(), NVT);
}
+ // Which index into the table.
+ unsigned index = 0;
unsigned Opc = 0;
switch (NVT.getSimpleVT().SimpleTy) {
default: return 0;
case MVT::i8:
if (isCN)
- Opc = X86::LOCK_OR8mi;
+ Opc = AtomicOpcTbl[index][0];
else
- Opc = X86::LOCK_OR8mr;
+ Opc = AtomicOpcTbl[index][1];
break;
case MVT::i16:
if (isCN) {
if (immSext8(Val.getNode()))
- Opc = X86::LOCK_OR16mi8;
+ Opc = AtomicOpcTbl[index][2];
else
- Opc = X86::LOCK_OR16mi;
+ Opc = AtomicOpcTbl[index][3];
} else
- Opc = X86::LOCK_OR16mr;
+ Opc = AtomicOpcTbl[index][4];
break;
case MVT::i32:
if (isCN) {
if (immSext8(Val.getNode()))
- Opc = X86::LOCK_OR32mi8;
+ Opc = AtomicOpcTbl[index][5];
else
- Opc = X86::LOCK_OR32mi;
+ Opc = AtomicOpcTbl[index][6];
} else
- Opc = X86::LOCK_OR32mr;
+ Opc = AtomicOpcTbl[index][7];
break;
case MVT::i64:
if (isCN) {
if (immSext8(Val.getNode()))
- Opc = X86::LOCK_OR64mi8;
+ Opc = AtomicOpcTbl[index][8];
else if (i64immSExt32(Val.getNode()))
- Opc = X86::LOCK_OR64mi32;
+ Opc = AtomicOpcTbl[index][9];
} else
- Opc = X86::LOCK_OR64mr;
+ Opc = AtomicOpcTbl[index][10];
break;
}
More information about the llvm-commits
mailing list