[llvm-commits] Add some ARM instruction encoding bits for "register" and "register-shifted register"

[Bob Wilson]

Looks good to me.  I've committed it.

On Oct 14, 2009, at 10:03 AM, Johnny Chen wrote:

> For 'r', add:
>
>  let Inst{4} = 0;
>
> For 's', add:
>
>  let Inst{4} = 1;
>  let Inst{7} = 0;
>
> <ARMInstrInfo.td.patch>_______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits