[llvm-commits] [llvm] r78600 - /llvm/trunk/lib/Target/X86/X86InstrSSE.td

Eric Christopher echristo at apple.com
Mon Aug 10 14:48:58 PDT 2009


Author: echristo
Date: Mon Aug 10 16:48:58 2009
New Revision: 78600

URL: http://llvm.org/viewvc/llvm-project?rev=78600&view=rev
Log:
Fix up whitespace, remove commented out code.

Modified:
    llvm/trunk/lib/Target/X86/X86InstrSSE.td

Modified: llvm/trunk/lib/Target/X86/X86InstrSSE.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrSSE.td?rev=78600&r1=78599&r2=78600&view=diff

==============================================================================
--- llvm/trunk/lib/Target/X86/X86InstrSSE.td (original)
+++ llvm/trunk/lib/Target/X86/X86InstrSSE.td Mon Aug 10 16:48:58 2009
@@ -69,7 +69,8 @@
 def X86pcmpgtd : SDNode<"X86ISD::PCMPGTD", SDTIntBinOp>;
 def X86pcmpgtq : SDNode<"X86ISD::PCMPGTQ", SDTIntBinOp>;
 
-def SDTX86CmpPTest : SDTypeProfile<0, 2, [SDTCisVT<0, v4f32>, SDTCisVT<1, v4f32>]>;
+def SDTX86CmpPTest : SDTypeProfile<0, 2, [SDTCisVT<0, v4f32>,
+					  SDTCisVT<1, v4f32>]>;
 def X86ptest   : SDNode<"X86ISD::PTEST", SDTX86CmpPTest>;
 
 //===----------------------------------------------------------------------===//
@@ -3685,70 +3686,54 @@
 // This set of instructions are only rm, the only difference is the size
 // of r and m.
 let Constraints = "$src1 = $dst" in {
-  def CRC32m8  : SS42FI<0xF0, MRMSrcMem, (outs GR32:$dst), 
+  def CRC32m8  : SS42FI<0xF0, MRMSrcMem, (outs GR32:$dst),
                       (ins GR32:$src1, i8mem:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
                          (int_x86_sse42_crc32_8 GR32:$src1,
                          (load addr:$src2)))]>, OpSize;
-  def CRC32r8  : SS42FI<0xF0, MRMSrcReg, (outs GR32:$dst), 
+  def CRC32r8  : SS42FI<0xF0, MRMSrcReg, (outs GR32:$dst),
                       (ins GR32:$src1, GR8:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
-                         (int_x86_sse42_crc32_8 GR32:$src1, GR8:$src2))]>, 
+                         (int_x86_sse42_crc32_8 GR32:$src1, GR8:$src2))]>,
                          OpSize;
-  def CRC32m16  : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst), 
+  def CRC32m16  : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst),
                       (ins GR32:$src1, i16mem:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
                          (int_x86_sse42_crc32_16 GR32:$src1,
                          (load addr:$src2)))]>,
                          OpSize;
-  def CRC32r16  : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst), 
+  def CRC32r16  : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst),
                       (ins GR32:$src1, GR16:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
-                         (int_x86_sse42_crc32_16 GR32:$src1, GR16:$src2))]>, 
+                         (int_x86_sse42_crc32_16 GR32:$src1, GR16:$src2))]>,
                          OpSize;
-  def CRC32m32  : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst), 
+  def CRC32m32  : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst),
                       (ins GR32:$src1, i32mem:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
                          (int_x86_sse42_crc32_32 GR32:$src1,
                          (load addr:$src2)))]>, OpSize;
-  def CRC32r32  : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst), 
+  def CRC32r32  : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst),
                       (ins GR32:$src1, GR32:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR32:$dst,
-                         (int_x86_sse42_crc32_32 GR32:$src1, GR32:$src2))]>, 
+                         (int_x86_sse42_crc32_32 GR32:$src1, GR32:$src2))]>,
                          OpSize;
-  def CRC64m64  : SS42FI<0xF0, MRMSrcMem, (outs GR64:$dst), 
+  def CRC64m64  : SS42FI<0xF0, MRMSrcMem, (outs GR64:$dst),
                       (ins GR64:$src1, i64mem:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR64:$dst,
                          (int_x86_sse42_crc32_64 GR64:$src1,
                          (load addr:$src2)))]>,
                          OpSize, REX_W;
-  def CRC64r64  : SS42FI<0xF0, MRMSrcReg, (outs GR64:$dst), 
+  def CRC64r64  : SS42FI<0xF0, MRMSrcReg, (outs GR64:$dst),
                       (ins GR64:$src1, GR64:$src2),
                       "crc32 \t{$src2, $src1|$src1, $src2}",
                        [(set GR64:$dst,
-                         (int_x86_sse42_crc32_64 GR64:$src1, GR64:$src2))]>, 
+                         (int_x86_sse42_crc32_64 GR64:$src1, GR64:$src2))]>,
                          OpSize, REX_W;
-                         
-  // TODO: These correspond to int_x86_sse42_crc32_8 but with a 64-bit src
-  // and dest, figure it out.
-  //def CRC64m8  : SS42FI<0xF1, MRMSrcMem, (outs GR64:$dst), 
-  //                    (ins GR32:$src1, i8mem:$src2),
-  //                    "crc32 \t{$src2, $src1|$src1, $src2}",
-  //                     [(set GR64:$dst,
-  //                       (int_x86_sse42_crc32_8 GR64:$src1,
-  //                       (load addr:$src2)))]>, 
-  //                       OpSize, REX_W;
-  //def CRC64r8  : SS42FI<0xF1, MRMSrcReg, (outs GR64:$dst), 
-  //                    (ins GR64:$src1, GR8:$src2),
-  //                    "crc32 \t{$src2, $src1|$src1, $src2}",
-  //                     [(set GR64:$dst,
-  //                       (int_x86_sse42_crc32_8 GR32:$src1, GR8:$src2))]>, 
-  //                       OpSize, REX_W;
 }





More information about the llvm-commits mailing list