[llvm-commits] [llvm] r76712 - /llvm/trunk/lib/Target/X86/X86InstrInfo.td
Sean Callanan
scallanan at apple.com
Tue Jul 21 18:05:20 PDT 2009
Author: spyffe
Date: Tue Jul 21 20:05:20 2009
New Revision: 76712
URL: http://llvm.org/viewvc/llvm-project?rev=76712&view=rev
Log:
Added the unconditional JMP with an 8-bit relocation for the
assembler / disassembler.
Modified:
llvm/trunk/lib/Target/X86/X86InstrInfo.td
Modified: llvm/trunk/lib/Target/X86/X86InstrInfo.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrInfo.td?rev=76712&r1=76711&r2=76712&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86InstrInfo.td (original)
+++ llvm/trunk/lib/Target/X86/X86InstrInfo.td Tue Jul 21 20:05:20 2009
@@ -518,8 +518,10 @@
class IBr<bits<8> opcode, dag ins, string asm, list<dag> pattern> :
I<opcode, RawFrm, (outs), ins, asm, pattern>;
-let isBranch = 1, isBarrier = 1 in
+let isBranch = 1, isBarrier = 1 in {
def JMP : IBr<0xE9, (ins brtarget:$dst), "jmp\t$dst", [(br bb:$dst)]>;
+ def JMP8 : IBr<0xEB, (ins brtarget8:$dst), "jmp\t$dst", []>;
+}
// Indirect branches
let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in {
More information about the llvm-commits
mailing list