[llvm-commits] CVS: llvm/include/llvm/Target/MRegisterInfo.h

[Nate Begeman]

Changes in directory llvm/include/llvm/Target:

MRegisterInfo.h updated: 1.108 -> 1.109
---
Log message:

llvm bug #1350, parts 1, 2, and 3.


---
Diffs of the changes:  (+5 -1)

 MRegisterInfo.h |    6 +++++-
 1 files changed, 5 insertions(+), 1 deletion(-)


Index: llvm/include/llvm/Target/MRegisterInfo.h
diff -u llvm/include/llvm/Target/MRegisterInfo.h:1.108 llvm/include/llvm/Target/MRegisterInfo.h:1.109
--- llvm/include/llvm/Target/MRegisterInfo.h:1.108	Mon Apr 30 19:47:46 2007
+++ llvm/include/llvm/Target/MRegisterInfo.h	Tue May  1 00:57:02 2007
@@ -41,7 +41,7 @@
 /// The SubRegs field is a zero terminated array of registers that are
 /// sub-registers of the specific register, e.g. AL, AH are sub-registers of AX.
 /// The SuperRegs field is a zero terminated array of registers that are
-/// super-registers of the specific register, e.g. RAX, EAX, are sub-registers
+/// super-registers of the specific register, e.g. RAX, EAX, are super-registers
 /// of AX.
 ///
 struct TargetRegisterDesc {
@@ -354,6 +354,10 @@
   /// register scavenger to determine what registers are free.
   virtual BitVector getReservedRegs(const MachineFunction &MF) const = 0;
 
+  /// getSubReg - Returns the physical register number of sub-register "Index"
+  /// for physical register RegNo.
+  virtual unsigned getSubReg(unsigned RegNo, unsigned Index) const = 0;
+
   //===--------------------------------------------------------------------===//
   // Register Class Information
   //