[llvm-commits] CVS: llvm/lib/Target/PowerPC/PPCInstrInfo.td
Chris Lattner
lattner at cs.uiuc.edu
Fri Jun 16 14:29:15 PDT 2006
Changes in directory llvm/lib/Target/PowerPC:
PPCInstrInfo.td updated: 1.224 -> 1.225
---
Log message:
In 64-bit mode, addr mode operands use G8RC instead of GPRC.
---
Diffs of the changes: (+3 -3)
PPCInstrInfo.td | 6 +++---
1 files changed, 3 insertions(+), 3 deletions(-)
Index: llvm/lib/Target/PowerPC/PPCInstrInfo.td
diff -u llvm/lib/Target/PowerPC/PPCInstrInfo.td:1.224 llvm/lib/Target/PowerPC/PPCInstrInfo.td:1.225
--- llvm/lib/Target/PowerPC/PPCInstrInfo.td:1.224 Fri Jun 16 16:01:35 2006
+++ llvm/lib/Target/PowerPC/PPCInstrInfo.td Fri Jun 16 16:29:03 2006
@@ -205,17 +205,17 @@
def memri : Operand<iPTR> {
let PrintMethod = "printMemRegImm";
let NumMIOperands = 2;
- let MIOperandInfo = (ops i32imm, GPRC);
+ let MIOperandInfo = (ops i32imm, ptr_rc);
}
def memrr : Operand<iPTR> {
let PrintMethod = "printMemRegReg";
let NumMIOperands = 2;
- let MIOperandInfo = (ops GPRC, GPRC);
+ let MIOperandInfo = (ops ptr_rc, ptr_rc);
}
def memrix : Operand<iPTR> { // memri where the imm is shifted 2 bits.
let PrintMethod = "printMemRegImmShifted";
let NumMIOperands = 2;
- let MIOperandInfo = (ops i32imm, GPRC);
+ let MIOperandInfo = (ops i32imm, ptr_rc);
}
// Define PowerPC specific addressing mode.
More information about the llvm-commits
mailing list