[llvm-commits] CVS: llvm/lib/Target/PowerPC/PowerPCInstrFormats.td PowerPCInstrInfo.td
Chris Lattner
lattner at cs.uiuc.edu
Thu Sep 8 10:41:00 PDT 2005
Changes in directory llvm/lib/Target/PowerPC:
PowerPCInstrFormats.td updated: 1.49 -> 1.50
PowerPCInstrInfo.td updated: 1.92 -> 1.93
---
Log message:
add patterns for x?oris?
---
Diffs of the changes: (+31 -8)
PowerPCInstrFormats.td | 5 ++++-
PowerPCInstrInfo.td | 34 +++++++++++++++++++++++++++-------
2 files changed, 31 insertions(+), 8 deletions(-)
Index: llvm/lib/Target/PowerPC/PowerPCInstrFormats.td
diff -u llvm/lib/Target/PowerPC/PowerPCInstrFormats.td:1.49 llvm/lib/Target/PowerPC/PowerPCInstrFormats.td:1.50
--- llvm/lib/Target/PowerPC/PowerPCInstrFormats.td:1.49 Thu Sep 8 12:33:10 2005
+++ llvm/lib/Target/PowerPC/PowerPCInstrFormats.td Thu Sep 8 12:40:49 2005
@@ -123,11 +123,14 @@
class DForm_3<bits<6> opcode, dag OL, string asmstr>
: DForm_1<opcode, OL, asmstr>;
-class DForm_4<bits<6> opcode, dag OL, string asmstr> : I<opcode, OL, asmstr> {
+class DForm_4<bits<6> opcode, dag OL, string asmstr, list<dag> pattern>
+ : I<opcode, OL, asmstr> {
bits<5> B;
bits<5> A;
bits<16> C;
+ let Pattern = pattern;
+
let Inst{6-10} = A;
let Inst{11-15} = B;
let Inst{16-31} = C;
Index: llvm/lib/Target/PowerPC/PowerPCInstrInfo.td
diff -u llvm/lib/Target/PowerPC/PowerPCInstrInfo.td:1.92 llvm/lib/Target/PowerPC/PowerPCInstrInfo.td:1.93
--- llvm/lib/Target/PowerPC/PowerPCInstrInfo.td:1.92 Thu Sep 8 12:33:10 2005
+++ llvm/lib/Target/PowerPC/PowerPCInstrInfo.td Thu Sep 8 12:40:49 2005
@@ -72,15 +72,29 @@
// field. Used by instructions like 'addi'.
return (int)N->getValue() == (short)N->getValue();
}]>;
+def immZExt16 : PatLeaf<(imm), [{
+ // immZExt16 predicate - True if the immediate fits in a 16-bit zero extended
+ // field. Used by instructions like 'ori'.
+ return (unsigned)N->getValue() == (unsigned short)N->getValue();
+}]>;
def imm16Shifted : PatLeaf<(imm), [{
// imm16Shifted predicate - True if only bits in the top 16-bits of the
// immediate are set. Used by instructions like 'addis'.
return ((unsigned)N->getValue() & 0xFFFF0000U) == (unsigned)N->getValue();
}], [{
- // Transformation predicate: shift the immediate value down into the low bits.
+ // Transformation function: shift the immediate value down into the low bits.
return getI32Imm((unsigned)N->getValue() >> 16);
}]>;
+/*
+// Example of a legalize expander: Only for PPC64.
+def : Expander<(set i64:$dst, (fp_to_sint f64:$src)),
+ [(set f64:$tmp , (FCTIDZ f64:$src)),
+ (set i32:$tmpFI, (CreateNewFrameIndex 8, 8)),
+ (store f64:$tmp, i32:$tmpFI),
+ (set i64:$dst, (load i32:$tmpFI))],
+ Subtarget_PPC64>;
+*/
class isPPC64 { bit PPC64 = 1; }
class isVMX { bit VMX = 1; }
@@ -238,17 +252,23 @@
"stwu $rS, $disp($rA)">;
}
def ANDIo : DForm_4<28, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "andi. $dst, $src1, $src2">, isDOT;
+ "andi. $dst, $src1, $src2",
+ []>, isDOT;
def ANDISo : DForm_4<29, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "andis. $dst, $src1, $src2">, isDOT;
+ "andis. $dst, $src1, $src2",
+ []>, isDOT;
def ORI : DForm_4<24, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "ori $dst, $src1, $src2">;
+ "ori $dst, $src1, $src2",
+ [(set GPRC:$rD, (or GPRC:$rA, immZExt16:$imm))]>;
def ORIS : DForm_4<25, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "oris $dst, $src1, $src2">;
+ "oris $dst, $src1, $src2",
+ [(set GPRC:$rD, (or GPRC:$rA, imm16Shifted:$imm))]>;
def XORI : DForm_4<26, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "xori $dst, $src1, $src2">;
+ "xori $dst, $src1, $src2",
+ [(set GPRC:$rD, (xor GPRC:$rA, immZExt16:$imm))]>;
def XORIS : DForm_4<27, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
- "xoris $dst, $src1, $src2">;
+ "xoris $dst, $src1, $src2",
+ [(set GPRC:$rD, (xor GPRC:$rA, imm16Shifted:$imm))]>;
def NOP : DForm_4_zero<24, (ops), "nop">;
def CMPI : DForm_5<11, (ops CRRC:$crD, i1imm:$L, GPRC:$rA, s16imm:$imm),
"cmpi $crD, $L, $rA, $imm">;
More information about the llvm-commits
mailing list