[llvm-commits] CVS: llvm/Makefile.rules
Chris Lattner
lattner at cs.uiuc.edu
Wed Dec 15 15:38:28 PST 2004
Changes in directory llvm:
Makefile.rules updated: 1.265 -> 1.266
---
Log message:
Make %'s a bit more explicit
---
Diffs of the changes: (+10 -10)
Index: llvm/Makefile.rules
diff -u llvm/Makefile.rules:1.265 llvm/Makefile.rules:1.266
--- llvm/Makefile.rules:1.265 Wed Dec 15 11:14:06 2004
+++ llvm/Makefile.rules Wed Dec 15 17:38:13 2004
@@ -938,43 +938,43 @@
$(INCFiles) : $(TBLGEN) $(TDFiles)
-%GenRegisterNames.inc : %.td
+$(TARGET)GenRegisterNames.inc : $(TARGET).td
$(Echo) "Building $(<F) register names with tblgen"
$(Verb) $(TableGen) -gen-register-enums -o $@ $<
-%GenRegisterInfo.h.inc : %.td
+$(TARGET)GenRegisterInfo.h.inc : $(TARGET).td
$(Echo) "Building $(<F) register information header with tblgen"
$(Verb) $(TableGen) -gen-register-desc-header -o $@ $<
-%GenRegisterInfo.inc : %.td
+$(TARGET)GenRegisterInfo.inc : $(TARGET).td
$(Echo) "Building $(<F) register info implementation with tblgen"
$(Verb) $(TableGen) -gen-register-desc -o $@ $<
-%GenInstrNames.inc : %.td
+$(TARGET)GenInstrNames.inc : $(TARGET).td
$(Echo) "Building $(<F) instruction names with tblgen"
$(Verb) $(TableGen) -gen-instr-enums -o $@ $<
-%GenInstrInfo.inc : %.td
+$(TARGET)GenInstrInfo.inc : $(TARGET).td
$(Echo) "Building $(<F) instruction information with tblgen"
$(Verb) $(TableGen) -gen-instr-desc -o $@ $<
-%GenAsmWriter.inc : %.td
+$(TARGET)GenAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -o $@ $<
-%GenATTAsmWriter.inc : %.td
+$(TARGET)GenATTAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) AT&T assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -o $@ $<
-%GenIntelAsmWriter.inc : %.td
+$(TARGET)GenIntelAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) Intel assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -asmwriternum=1 -o $@ $<
-%GenInstrSelector.inc: %.td
+$(TARGET)GenInstrSelector.inc: $(TARGET).td
$(Echo) "Building $(<F) instruction selector with tblgen"
$(Verb) $(TableGen) -gen-instr-selector -o $@ $<
-%GenCodeEmitter.inc:: %.td
+$(TARGET)GenCodeEmitter.inc: $(TARGET).td
$(Echo) "Building $(<F) code emitter with tblgen"
$(Verb) $(TableGen) -gen-emitter -o $@ $<
More information about the llvm-commits
mailing list