[llvm-bugs] [Bug 37566] New: [AMDGPU][MC][AsmParser] Relocations on VALU instructions not parsed

[via llvm-bugs]

https://bugs.llvm.org/show_bug.cgi?id=37566

            Bug ID: 37566
           Summary: [AMDGPU][MC][AsmParser] Relocations on VALU
                    instructions not parsed
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: Linux
            Status: NEW
          Severity: enhancement
          Priority: P
         Component: Backend: AMDGPU
          Assignee: unassignedbugs at nondot.org
          Reporter: nhaehnle at gmail.com
                CC: llvm-bugs at lists.llvm.org

The AsmParser understands the following assembly source (see e.g.
test/MC/AMDGPU/reloc.s):

    s_mov_b32 s5, global_var3 at rel32@lo

But it fails with the following:

    v_mov_b32 v5, global_var3 at rel32@lo

... with an error saying that "global_var3 at rel32@lo" is an invalid operand for
the instruction.

The expected behavior is that the assembly is correctly parsed.

-- 
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20180523/871921ba/attachment.html>