[llvm-bugs] [Bug 24449] [x86] avoid big bad immediates in the instruction stream, part 3: merge stores

via llvm-bugs llvm-bugs at lists.llvm.org
Sat Sep 16 06:36:55 PDT 2017


Sanjay Patel <spatel+llvm at rotateright.com> changed:

           What    |Removed                     |Added
         Resolution|---                         |FIXED
             Status|NEW                         |RESOLVED

--- Comment #7 from Sanjay Patel <spatel+llvm at rotateright.com> ---
The non-zero case that might've escaped IR optimization should be fixed with:

So we won't replace 2 scalar constant stores with 1 vector constant load + 1
vector store (and there's a corner case test for where it would likely have
been a win), but we should get cases where we know the vector ops reduce
instruction count.

You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20170916/06ac22ae/attachment-0001.html>

More information about the llvm-bugs mailing list