[LLVMbugs] [Bug 13693] Hexagon should use pseudo-instructions for atomic loads.
bugzilla-daemon at llvm.org
bugzilla-daemon at llvm.org
Tue Aug 28 13:44:44 PDT 2012
http://llvm.org/bugs/show_bug.cgi?id=13693
Jakob Stoklund Olesen <stoklund at 2pi.dk> changed:
What |Removed |Added
----------------------------------------------------------------------------
Status|NEW |RESOLVED
Resolution| |INVALID
--- Comment #1 from Jakob Stoklund Olesen <stoklund at 2pi.dk> 2012-08-28 15:44:44 CDT ---
Turns out this isn't necessary after all. We are using the MOVolatile bit on
atomic memory operands to enforce the ordering.
--
Configure bugmail: http://llvm.org/bugs/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.
More information about the llvm-bugs
mailing list