[llvm-branch-commits] [llvm-branch] r183500 - Add blurb for PowerPC.

Bill Wendling isanbard at gmail.com
Fri Jun 7 03:52:37 PDT 2013

Author: void
Date: Fri Jun  7 05:52:37 2013
New Revision: 183500

URL: http://llvm.org/viewvc/llvm-project?rev=183500&view=rev
Add blurb for PowerPC.


Modified: llvm/branches/release_33/docs/ReleaseNotes.rst
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/release_33/docs/ReleaseNotes.rst?rev=183500&r1=183499&r2=183500&view=diff
--- llvm/branches/release_33/docs/ReleaseNotes.rst (original)
+++ llvm/branches/release_33/docs/ReleaseNotes.rst Fri Jun  7 05:52:37 2013
@@ -114,6 +114,30 @@ New features and improvements:
 - Delay slot filler pass can now search successor blocks for instructions to
   fill delay slots (use option -disable-mips-df-succbb-search=false).
+PowerPC Target
+New features and improvements:
+- PowerPC now supports an assembly parser.
+- Support added for thread-local storage.  64-bit ELF subtarget only.
+- Support added for medium and large code model (-mcmodel=medium,large).
+  Medium code model is now the default.  64-bit ELF subtarget only.
+- Improved register allocation (fewer reserved registers).
+- 64-bit atomic load and store are now supported.
+- Improved code generation for unaligned memory accesses of scalar types.
+- Improved performance of floating-point divide and square root
+  with -ffast-math.
+- Support for predicated returns.
+- Improved code generation for comparisons.
+- Support added for inline setjmp and longjmp.
+- Support added for many instructions introduced in PowerISA 2.04, 2.05,
+  and 2.06.
+- Improved spill code for vector registers.
+- Support added for -mno-altivec.
+- ABI compatibility fixes for complex parameters, 128-bit integer parameters,
+  and varargs functions.  64-bit ELF subtarget only.
 Loop Vectorizer

More information about the llvm-branch-commits mailing list