[llvm-branch-commits] [llvm-branch] r90783 - in /llvm/branches/Apple/Zoidberg: lib/Target/X86/X86Subtarget.cpp test/CodeGen/X86/2007-01-08-InstrSched.ll test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll test/CodeGen/X86/sink-hoist.ll test/CodeGen/X86/sse2.ll test/CodeGen/X86/sse3.ll test/CodeGen/X86/tail-opts.ll test/CodeGen/X86/tailcallstack64.ll test/CodeGen/X86/widen_arith-3.ll

Dan Gohman gohman at apple.com
Mon Dec 7 11:10:39 PST 2009


Author: djg
Date: Mon Dec  7 13:10:37 2009
New Revision: 90783

URL: http://llvm.org/viewvc/llvm-project?rev=90783&view=rev
Log:
$ svn merge -c 90781 https://djg@llvm.org/svn/llvm-project/llvm/trunk
--- Merging r90781 into '.':
U    test/CodeGen/X86/tailcallstack64.ll
U    test/CodeGen/X86/sse2.ll
U    test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll
U    test/CodeGen/X86/tail-opts.ll
U    test/CodeGen/X86/2007-01-08-InstrSched.ll
U    test/CodeGen/X86/widen_arith-3.ll
U    test/CodeGen/X86/sink-hoist.ll
U    test/CodeGen/X86/sse3.ll
U    lib/Target/X86/X86Subtarget.cpp

Modified:
    llvm/branches/Apple/Zoidberg/lib/Target/X86/X86Subtarget.cpp
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2007-01-08-InstrSched.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sink-hoist.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse2.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse3.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tail-opts.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tailcallstack64.ll
    llvm/branches/Apple/Zoidberg/test/CodeGen/X86/widen_arith-3.ll

Modified: llvm/branches/Apple/Zoidberg/lib/Target/X86/X86Subtarget.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/lib/Target/X86/X86Subtarget.cpp?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/lib/Target/X86/X86Subtarget.cpp (original)
+++ llvm/branches/Apple/Zoidberg/lib/Target/X86/X86Subtarget.cpp Mon Dec  7 13:10:37 2009
@@ -367,5 +367,5 @@
             RegClassVector& CriticalPathRCs) const {
   Mode = TargetSubtarget::ANTIDEP_CRITICAL;
   CriticalPathRCs.clear();
-  return OptLevel >= CodeGenOpt::Default;
+  return OptLevel >= CodeGenOpt::Aggressive;
 }

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2007-01-08-InstrSched.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2007-01-08-InstrSched.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2007-01-08-InstrSched.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2007-01-08-InstrSched.ll Mon Dec  7 13:10:37 2009
@@ -1,5 +1,5 @@
 ; PR1075
-; RUN: llc < %s -mtriple=x86_64-apple-darwin | FileCheck %s
+; RUN: llc < %s -mtriple=x86_64-apple-darwin -O3 | FileCheck %s
 
 define float @foo(float %x) nounwind {
     %tmp1 = fmul float %x, 3.000000e+00

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/2009-09-19-SchedCustomLoweringBug.ll Mon Dec  7 13:10:37 2009
@@ -1,4 +1,4 @@
-; RUN: llc < %s -mtriple=i386-apple-darwin10 | FileCheck %s
+; RUN: llc < %s -mtriple=i386-apple-darwin10 -post-RA-scheduler=true | FileCheck %s
 
 ; PR4958
 

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sink-hoist.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sink-hoist.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sink-hoist.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sink-hoist.ll Mon Dec  7 13:10:37 2009
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86-64 -asm-verbose=false -mtriple=x86_64-unknown-linux-gnu | FileCheck %s
+; RUN: llc < %s -march=x86-64 -asm-verbose=false -mtriple=x86_64-unknown-linux-gnu -post-RA-scheduler=true | FileCheck %s
 
 ; Currently, floating-point selects are lowered to CFG triangles.
 ; This means that one side of the select is always unconditionally

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse2.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse2.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse2.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse2.ll Mon Dec  7 13:10:37 2009
@@ -1,5 +1,5 @@
 ; Tests for SSE2 and below, without SSE3+.
-; RUN: llc < %s -mtriple=i386-apple-darwin10 -mcpu=pentium4 | FileCheck %s
+; RUN: llc < %s -mtriple=i386-apple-darwin10 -mcpu=pentium4 -O3 | FileCheck %s
 
 define void @t1(<2 x double>* %r, <2 x double>* %A, double %B) nounwind  {
 	%tmp3 = load <2 x double>* %A, align 16

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse3.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse3.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse3.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/sse3.ll Mon Dec  7 13:10:37 2009
@@ -1,6 +1,6 @@
 ; These are tests for SSE3 codegen.  Yonah has SSE3 and earlier but not SSSE3+.
 
-; RUN: llc < %s -march=x86-64 -mcpu=yonah -mtriple=i686-apple-darwin9\
+; RUN: llc < %s -march=x86-64 -mcpu=yonah -mtriple=i686-apple-darwin9 -O3 \
 ; RUN:              | FileCheck %s --check-prefix=X64
 
 ; Test for v8xi16 lowering where we extract the first element of the vector and

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tail-opts.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tail-opts.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tail-opts.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tail-opts.ll Mon Dec  7 13:10:37 2009
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86-64 -mtriple=x86_64-unknown-linux-gnu -asm-verbose=false | FileCheck %s
+; RUN: llc < %s -march=x86-64 -mtriple=x86_64-unknown-linux-gnu -asm-verbose=false -post-RA-scheduler=true | FileCheck %s
 
 declare void @bar(i32)
 declare void @car(i32)

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tailcallstack64.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tailcallstack64.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tailcallstack64.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/tailcallstack64.ll Mon Dec  7 13:10:37 2009
@@ -1,4 +1,4 @@
-; RUN: llc < %s -tailcallopt -march=x86-64 | FileCheck %s
+; RUN: llc < %s -tailcallopt -march=x86-64 -post-RA-scheduler=true | FileCheck %s
 
 ; Check that lowered arguments on the stack do not overwrite each other.
 ; Add %in1 %p1 to a different temporary register (%eax).

Modified: llvm/branches/Apple/Zoidberg/test/CodeGen/X86/widen_arith-3.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/branches/Apple/Zoidberg/test/CodeGen/X86/widen_arith-3.ll?rev=90783&r1=90782&r2=90783&view=diff

==============================================================================
--- llvm/branches/Apple/Zoidberg/test/CodeGen/X86/widen_arith-3.ll (original)
+++ llvm/branches/Apple/Zoidberg/test/CodeGen/X86/widen_arith-3.ll Mon Dec  7 13:10:37 2009
@@ -1,4 +1,4 @@
-; RUN: llc < %s -march=x86 -mattr=+sse42 -disable-mmx | FileCheck %s
+; RUN: llc < %s -march=x86 -mattr=+sse42 -disable-mmx -post-RA-scheduler=true | FileCheck %s
 ; CHECK: paddw
 ; CHECK: pextrw
 ; CHECK: movd





More information about the llvm-branch-commits mailing list