[Lldb-commits] [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)
via lldb-commits
lldb-commits at lists.llvm.org
Tue Aug 19 20:54:19 PDT 2025
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {darker}-->
:warning: Python code formatter, darker found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
darker --check --diff -r HEAD~1...HEAD lldb/test/API/functionalities/disassembler-variables/TestRichDisassembler.py
``````````
</details>
<details>
<summary>
View the diff from darker here.
</summary>
``````````diff
--- TestRichDisassembler.py 2025-08-20 03:48:54.000000 +0000
+++ TestRichDisassembler.py 2025-08-20 03:53:20.071335 +0000
@@ -1,10 +1,11 @@
from lldbsuite.test.lldbtest import *
from lldbsuite.test.decorators import *
import lldb
import os
import re
+
class TestRichDisassembler(TestBase):
def _compile_object(self, src_name, func_cflags="-g -gdwarf-5 -O2 -fno-inline"):
"""
Compile a single C source to an object file using the host toolchain.
@@ -75,11 +76,10 @@
self.assertRegex(out, r"\bc\s*=\s*(DW_OP_reg1\b|RDX\b)")
self.assertRegex(out, r"\bd\s*=\s*(DW_OP_reg2\b|RCX\b)")
self.assertRegex(out, r"\be\s*=\s*(DW_OP_reg8\b|R8\b)")
self.assertRegex(out, r"\bf\s*=\s*(DW_OP_reg9\b|R9\b)")
self.assertNotIn("<decoding error>", out)
-
@no_debug_info_test
def test_regs_fp_params(self):
obj = self._compile_object("regs_fp_params.c")
target = self._create_target(obj)
@@ -143,12 +143,13 @@
For now, you mentioned constants aren’t printed; we still check that the
register part shows up (first range). When you add CONST support, you
can add an assertion for ' = 0' or similar.
"""
# Use O1 to help keep a first reg range; still object-only
- obj = self._compile_object("seed_reg_const_undef.c",
- func_cflags="-g -gdwarf-5 -O1 -fno-inline")
+ obj = self._compile_object(
+ "seed_reg_const_undef.c", func_cflags="-g -gdwarf-5 -O1 -fno-inline"
+ )
target = self._create_target(obj)
out = self._disassemble_verbose_symbol("main")
print(out)
# check that at least one var (i or argc) is shown as a register at start
``````````
</details>
https://github.com/llvm/llvm-project/pull/152887
More information about the lldb-commits
mailing list