[Lldb-commits] [lldb] [lldb][RISCV] Support optionally disabled FPR for riscv64 (PR #104547)

[Alexey Merzlyakov via lldb-commits]

================
@@ -760,6 +772,61 @@ def test_riscv64_regs(self):
 
         self.expect("register read --all")
 
+    @skipIfLLVMTargetMissing("RISCV")
----------------
AlexeyMerzlyakov wrote:

Just to be on the same page:
Should I move `test_riscv64_regs_gpr`/`test_riscv64_regs_gpr_fpr` tests containing register value checks to separate place (like `lldb/test/API/linux/aarch64/sme_core_file/TestAArch64LinuxSMECoreFile.py` or better to `lldb/test/API/linux/riscv64/fpr_core_file/TestRV64FPRCoreFile.py`). And will keep main tests for RISC-V cores (`test_riscv64_gpr` and `test_riscv64_gpr_fpr`) in `TestLinuxCore.py`, as they are using `do_test()` infrastructure from this file? Or you mean something else?

https://github.com/llvm/llvm-project/pull/104547