[Lldb-commits] [PATCH] D155269: [lldb][AArch64] Add SME streaming vector length pseudo register

[David Spickett via Phabricator via lldb-commits]

DavidSpickett added a comment.

> I would never question giving low-level access to the registers.

Well in your defense, both `svg` and `svcr` will actually be pseudo registers. So the user isn't getting access to the "real" ones either way, we're emulating the behaviour with ptrace commands.

> As you mentioned less experienced users could accidentally switch between the modes with knowing.

If we follow the kernel to the letter you can also mode switch by writing floating point registers while in streaming mode. That currently doesn't happen due to the way we model `v` registers as subsets of `z` but I might have to change that and if I do, that's another potential pitfall.

Ideally we would have as few routes to mode switch via the debugger as possible. Writing to the streaming vector control register is the single route I'd support given the choice.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D155269/new/

https://reviews.llvm.org/D155269