[all-commits] [llvm/llvm-project] f1bf3f: [bolt] Simplify rodata/literal load for X86_64 & A...

[Alexey Moksyakov via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: f1bf3f217c8c006112a876cee61fe04f92f221ca
      https://github.com/llvm/llvm-project/commit/f1bf3f217c8c006112a876cee61fe04f92f221ca
  Author: Alexey Moksyakov <moksyakov.alexey at huawei.com>
  Date:   2026-09-11 (Fri, 11 Sep 2026)

  Changed paths:
    M bolt/include/bolt/Core/MCPlusBuilder.h
    M bolt/lib/Passes/BinaryPasses.cpp
    M bolt/lib/Rewrite/BinaryPassManager.cpp
    M bolt/lib/Rewrite/RewriteInstance.cpp
    M bolt/lib/Target/AArch64/AArch64MCPlusBuilder.cpp
    M bolt/lib/Target/X86/X86MCPlusBuilder.cpp
    A bolt/test/AArch64/materialize-constant.s

  Log Message:
  -----------
  [bolt] Simplify rodata/literal load for X86_64 & AArch64 (#179474)

This patch fixed the issue related to load literal for AArch64, where
constant island move to the end of a function (emitCI), available
address range for ldr instruction is limited +/- 1MB, and can be out of
range. For AArch64 the available data sizes are 4, 8 bytes. For X86_64
this patch materializes the constants with sizes 2, 4 and 8 bytes.
Note: SimplifyRODataLoads is turn off for non-relocation binary

Co-authored-by: yavtuk <yavtuk at ya.ru>



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications