[all-commits] [llvm/llvm-project] d21342: [AMDGPU] Limit register pressure of pipelined loops

[hjagasiaAMD via All-commits]

  Branch: refs/heads/users/hjagasiaAMD/swp-4-rp-limit
  Home:   https://github.com/llvm/llvm-project
  Commit: d21342fed6c54af2c208ff08ecc7a912557d5d72
      https://github.com/llvm/llvm-project/commit/d21342fed6c54af2c208ff08ecc7a912557d5d72
  Author: Harsha Jagasia <harsha.jagasia at amd.com>
  Date:   2026-08-04 (Tue, 04 Aug 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
    A llvm/test/CodeGen/AMDGPU/swp-amdgpu-pipeline-regpressure-retry.mir

  Log Message:
  -----------
  [AMDGPU] Limit register pressure of pipelined loops

Opt AMDGPU into the generic MachinePipeliner register-pressure detector via
shouldLimitRegPressure(), and supply an occupancy-aware verdict in
isScheduleRegPressureTooHigh(): reject a schedule whose SGPR or VGPR/AGPR
pressure would drop the kernel below its target occupancy, or exceed a
register class's addressability cap. On gfx90a+ VGPRs and AGPRs share one
register file, so their combined footprint is bounded together. These match
the limits GCNSchedStrategy enforces.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications