[all-commits] [llvm/llvm-project] 0f6a60: AMDGPU: Migrate MIR parser tests to new subarch tr...

[Matt Arsenault via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 0f6a60fd6a2f54e5af99bb5c7c85e794b2ff3841
      https://github.com/llvm/llvm-project/commit/0f6a60fd6a2f54e5af99bb5c7c85e794b2ff3841
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-07-16 (Thu, 16 Jul 2026)

  Changed paths:
    M llvm/test/CodeGen/MIR/AMDGPU/cfi-pseudos.mir
    M llvm/test/CodeGen/MIR/AMDGPU/custom-pseudo-source-values.ll
    M llvm/test/CodeGen/MIR/AMDGPU/dead-flag-on-use-operand-parse-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/instr-mmra-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/instr-mmra.mir
    M llvm/test/CodeGen/MIR/AMDGPU/killed-flag-on-def-parse-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-after-pei.ll
    M llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-min-num-agprs.ll
    M llvm/test/CodeGen/MIR/AMDGPU/machine-function-info.ll
    M llvm/test/CodeGen/MIR/AMDGPU/machine-metadata.mir
    M llvm/test/CodeGen/MIR/AMDGPU/mircanon-memoperands.mir
    M llvm/test/CodeGen/MIR/AMDGPU/noalias-addrspace-expect-id.mir
    M llvm/test/CodeGen/MIR/AMDGPU/noalias-addrspace-parse.mir
    M llvm/test/CodeGen/MIR/AMDGPU/noalias-addrspace-undefine-matadata.mir
    M llvm/test/CodeGen/MIR/AMDGPU/parse-cfi-unsigned-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/preload-kernarg-invalid-register-class-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/preload-kernarg-invalid-register-name-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/preload-kernarg-mfi.ll
    M llvm/test/CodeGen/MIR/AMDGPU/preload-kernarg-stack-type-error.mir
    M llvm/test/CodeGen/MIR/AMDGPU/ptradd-flags.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_wait_alu-errors.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_wait_alu.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_wait_loadcnt_dscnt-errors.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_wait_loadcnt_dscnt.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_waitcnt-errors.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_waitcnt.mir
    M llvm/test/CodeGen/MIR/AMDGPU/s_waitcnt_soft.mir
    M llvm/test/CodeGen/MIR/AMDGPU/subreg-def-is-not-ssa.mir
    M llvm/test/CodeGen/MIR/AMDGPU/syncscopes.mir
    M llvm/test/CodeGen/MIR/AMDGPU/virtreg-uses-unallocatable-class.mir
    M llvm/test/CodeGen/MIR/AMDGPU/virtregmap-stash-bad-phys.mir
    M llvm/test/CodeGen/MIR/AMDGPU/virtregmap-stash-bad-split.mir
    M llvm/test/CodeGen/MIR/AMDGPU/virtregmap-stash-self-split.mir
    M llvm/test/CodeGen/MIR/AMDGPU/virtregmap-stash.mir

  Log Message:
  -----------
  AMDGPU: Migrate MIR parser tests to new subarch triples (59) (#209819)

Mechanical migration by script.

Co-authored-by: Claude (Opus 4.8) <noreply at anthropic.com>



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications