[all-commits] [llvm/llvm-project] 1338c5: [GlobalISel] Implement `llvm.memset.inline` (#203198)

[Ömer Sinan Ağacan via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 1338c5cb84e9e93c3438d1945dcad88a1641fa9c
      https://github.com/llvm/llvm-project/commit/1338c5cb84e9e93c3438d1945dcad88a1641fa9c
  Author: Ömer Sinan Ağacan <omeragacan at gmail.com>
  Date:   2026-06-16 (Tue, 16 Jun 2026)

  Changed paths:
    M llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h
    M llvm/include/llvm/Support/TargetOpcodes.def
    M llvm/include/llvm/Target/GenericOpcodes.td
    M llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
    M llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
    M llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
    M llvm/lib/CodeGen/GlobalISel/Utils.cpp
    M llvm/lib/CodeGen/MachineVerifier.cpp
    M llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp
    M llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
    M llvm/lib/Target/AArch64/GISel/AArch64O0PreLegalizerCombiner.cpp
    M llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp
    M llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
    M llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
    M llvm/lib/Target/SPIRV/SPIRVLegalizerInfo.cpp
    A llvm/test/CodeGen/AArch64/GlobalISel/inline-memset-forced.mir
    A llvm/test/CodeGen/AArch64/GlobalISel/inline-small-memset.mir
    A llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-memset-inline.ll
    M llvm/test/CodeGen/AArch64/GlobalISel/legalizer-info-validation.mir
    A llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-memsetinline.mir
    A llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.memset.inline.ll
    A llvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/inline-memset.mir
    M llvm/test/CodeGen/RISCV/GlobalISel/legalizer-info-validation.mir
    A llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-memset-inline.mir
    A llvm/test/CodeGen/RISCV/GlobalISel/memset-inline.ll

  Log Message:
  -----------
  [GlobalISel] Implement `llvm.memset.inline` (#203198)



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications