[all-commits] [llvm/llvm-project] b0c7a4: [BOLT] Make mispreds optional for preagg B/T/R rec...

[Amir Ayupov via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: b0c7a44b9b8dbfa1c2cb30c6f9c94fcc90a4f090
      https://github.com/llvm/llvm-project/commit/b0c7a44b9b8dbfa1c2cb30c6f9c94fcc90a4f090
  Author: Amir Ayupov <aaupov at fb.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M bolt/docs/profiles.md
    M bolt/include/bolt/Profile/DataAggregator.h
    M bolt/lib/Profile/DataAggregator.cpp
    M bolt/test/X86/pre-aggregated-records.s
    M bolt/unittests/Profile/DataAggregator.cpp

  Log Message:
  -----------
  [BOLT] Make mispreds optional for preagg B/T/R records (#202856)

Extend pre-aggregated format with an optional mispredictions field.
Update parsing and pre-aggregated profile writer.

Test Plan:
added PreAggregatedX86TestHelper.OptionalMispredField
updated pre-aggregated-records.s



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications