[all-commits] [llvm/llvm-project] d1304b: [mlir][acc] Offload verifier should print variable...

Ilia Kuklin via All-commits all-commits at lists.llvm.org
Thu Jun 11 07:12:00 PDT 2026


  Branch: refs/heads/users/kuilpd/generate-source-info-in-llc
  Home:   https://github.com/llvm/llvm-project
  Commit: d1304bd75f71c0c425d137da36f8d6a29d9aa0a2
      https://github.com/llvm/llvm-project/commit/d1304bd75f71c0c425d137da36f8d6a29d9aa0a2
  Author: Razvan Lupusoru <razvan.lupusoru at gmail.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M mlir/lib/Dialect/OpenACC/Transforms/OffloadTargetVerifier.cpp
    M mlir/test/Dialect/OpenACC/offload-target-verifier.mlir

  Log Message:
  -----------
  [mlir][acc] Offload verifier should print variable names (#202678)

The offload target verifier is used to ensure that all ssa values and
symbols have appropriate OpenACC mapping. When this is not the case, an
error is shown. However, showing variable names is useful and thus add
the functionality since OpenACCSupport has the means to retrieve them.


  Commit: e5f4d51418fc2f101282a20aafbce3fa3e80ed51
      https://github.com/llvm/llvm-project/commit/e5f4d51418fc2f101282a20aafbce3fa3e80ed51
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M mlir/test/Target/SPIRV/decorations-id.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Enable spirv-val for OpDecorateId decoration tests (NFC) (#202591)


  Commit: 087df2c6a34542baf1b3acbf0088074c79769003
      https://github.com/llvm/llvm-project/commit/087df2c6a34542baf1b3acbf0088074c79769003
  Author: Ryotaro Kasuga <kasuga.ryotaro at fujitsu.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LoopInterchange.cpp
    M llvm/test/Transforms/LoopInterchange/complex-inner-latch-condition.ll

  Log Message:
  -----------
  [LoopInterchange] Bail out if inner latch branch cond is not CmpInst (#202726)

The condition argument of the branch instruction in the inner loop latch
is checked during the legality check phase, and the loops are rejected
if the condition argument is in an unsupported form. Previously, this
check ran only when the condition was a `cmp` instruction, so it missed
cases where it was not, e.g., an `and` of two `i1` values.

This patch fixes the issue by simply bailing out if the condition
argument is not a `cmp` instruction. This may be too conservative, but
it is sound, and we can improve the analysis in the future if desired.

Fix #202220.


  Commit: 56067875b7d5f44dbc41e8628b39858c421a64a2
      https://github.com/llvm/llvm-project/commit/56067875b7d5f44dbc41e8628b39858c421a64a2
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td
    M mlir/test/Dialect/SPIRV/Transforms/vce-deduction.mlir
    M mlir/test/Target/SPIRV/linkage-types.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Add WeakLinkageAMD capability for Weak linkage type (#202590)


  Commit: 2f217a67295c120d7b97c1d8d6df71f35ebbd109
      https://github.com/llvm/llvm-project/commit/2f217a67295c120d7b97c1d8d6df71f35ebbd109
  Author: Changqing  Jing <changqing.jing at bmw.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Target/WebAssembly/Utils/WebAssemblyTypeUtilities.cpp
    M llvm/lib/Target/WebAssembly/Utils/WebAssemblyTypeUtilities.h
    M llvm/lib/Target/WebAssembly/WebAssemblyAsmPrinter.cpp
    M llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp
    A llvm/test/CodeGen/WebAssembly/immutable-global-alias.ll
    A llvm/test/CodeGen/WebAssembly/imported-const-global.ll
    A llvm/test/CodeGen/WebAssembly/invalid-wasm-global-function-alias.ll
    A llvm/test/CodeGen/WebAssembly/invalid-wasm-global-symbol.ll

  Log Message:
  -----------
  [WebAssembly] Preserve constness for imported globals (#199507)

This fixes a WebAssembly backend bug where imported `const` globals lose
their
constness during lowering.

For a source like:

```c++
extern "C" {
  extern const int [[clang::address_space(1)]] imported_g;
  int goo() { return imported_g; }
}
```

In current main branch, the imported_g is lowered to mutable import
global.
```
(module
  (type (;0;) (func (result i32)))
  (import "env" "imported_g" (global (;0;) (mut i32)))
  (func (;0;) (type 0) (result i32)
    global.get 0)
  (table (;0;) 1 1 funcref)
  (memory (;0;) 2)
  (export "memory" (memory 0))
  (export "goo" (func 0))
  (export "__indirect_function_table" (table 0)))

```

The root cause is that wasm global mutability was hard-coded during
symbol
typing, so the backend ignored `GlobalVariable::isConstant()`. This
patch
threads mutability through wasm global symbol typing and derives it from
`!GV->isConstant()`.

Both the asm-printer path and the MCInst-lowering path are updated,
because
either of them may initialize the wasm symbol first.


  Commit: 7f5a6d77bac92ca3273bb0a98b8604f4987001ed
      https://github.com/llvm/llvm-project/commit/7f5a6d77bac92ca3273bb0a98b8604f4987001ed
  Author: hotschmoe <stronggarner66 at gmail.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/MC/WinCOFFObjectWriter.cpp
    A llvm/test/MC/AArch64/coff-secrel-hi12.s

  Log Message:
  -----------
  [MC][COFF][AArch64] Add helper symbols for large SECREL addends (#199602)

## Summary

Create helper label symbols for ARM64 COFF SECREL HI12/LO12 relocations
when the byte offset cannot fit in the 12-bit instruction addend.

This is the MC-side follow-up to #200060: with LLD now handling small
SECREL_HIGH12A byte addends correctly, this patch only handles the
remaining large-addend case that needs a helper symbol.

Fixes #199581.

AI assistance: Claude (Anthropic), Codex (OpenAI).

## Tests

`llvm/test/MC/AArch64/coff-secrel-hi12.s`, run for both
`aarch64-windows` and `arm64ec-windows`, covers:

- Temporary symbol, offset in range (`.Lsmall`, `.Lsmall+4`): emitted as
a `.bss` section relocation with the offset baked into the imm12; no
helper symbol.
- Temporary symbol, offset out of range (`.Lsmall+16`, `.Llarge`,
`.Llarge+4`): a helper label symbol is created at the exact section
offset and the imm12 is cleared.
- Non-temporary symbol, offset in range (`large`, `large+128`):
relocation against the symbol with the addend in the imm12; no helper
symbol.

`ninja -C build check-llvm-mc`


  Commit: 37337d80763e29177dfd87e2fb702f4ea935d002
      https://github.com/llvm/llvm-project/commit/37337d80763e29177dfd87e2fb702f4ea935d002
  Author: ykhatav <yashasvi.khatavkar at intel.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/include/clang/AST/OpenMPClause.h
    M clang/include/clang/AST/RecursiveASTVisitor.h
    M clang/include/clang/Basic/DiagnosticParseKinds.td
    M clang/include/clang/Basic/DiagnosticSemaKinds.td
    M clang/include/clang/Basic/OpenMPKinds.h
    M clang/include/clang/Parse/Parser.h
    M clang/lib/AST/OpenMPClause.cpp
    M clang/lib/AST/StmtProfile.cpp
    M clang/lib/Parse/ParseOpenMP.cpp
    M clang/lib/Sema/SemaOpenMP.cpp
    M clang/lib/Sema/TreeTransform.h
    M clang/lib/Serialization/ASTReader.cpp
    M clang/lib/Serialization/ASTWriter.cpp
    A clang/test/OpenMP/interop_prefer_type_brace_ast_print.cpp
    A clang/test/OpenMP/interop_prefer_type_brace_messages.cpp
    M clang/tools/libclang/CIndex.cpp

  Log Message:
  -----------
  [clang][OpenMP] Add OMP 6.0 prefer_type({fr,attr}) parsing for interop (#198868)

This PR adds parsing support for the OpenMP 6.0 brace-grouped
prefer_type modifier on the init clause of #pragma omp interop, while
preserving the OpenMP 5.1 flat form. Each preference-specification can
now carry an optional
fr(<foreign-runtime-id>) and zero or more attr(<string-literal>...)
selectors, eg:

#pragma omp interop init(prefer_type({fr("sycl"), attr("ompx_propX")}, \
                                       {fr("level_zero")}, \
{attr("ompx_propY")}), targetsync: obj)


  Commit: 8c0f84e7a71091df9e20fa06a2c5e67fe0d183f5
      https://github.com/llvm/llvm-project/commit/8c0f84e7a71091df9e20fa06a2c5e67fe0d183f5
  Author: Susan Tan (ス-ザン タン) <zujunt at nvidia.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M flang/include/flang/Optimizer/Dialect/FIROps.td
    M flang/lib/Optimizer/Dialect/FIROps.cpp
    M flang/test/Analysis/AliasAnalysis/alias-analysis-regionbranch.mlir

  Log Message:
  -----------
  [flang] Add RegionBranchOpInterface to fir.do_loop (#202418)

`fir.do_loop` lacked RegionBranchOpInterface, causing dataflow analyses
and others to treat host loops as opaque and conservatively block
optimizations.

Implement getSuccessorRegions, getEntrySuccessorOperands, and
getSuccessorInputs on fir.do_loop, and override
getMutableSuccessorOperands on fir.result to customize for accommodating
the occasionally present finalValue in `fir.result`.

As a side effect, alias analysis now resolves pass-through iter-carried
references to MustAlias instead of MayAlias.


  Commit: 596e95cc514f33f0b176fcae781824d14c249464
      https://github.com/llvm/llvm-project/commit/596e95cc514f33f0b176fcae781824d14c249464
  Author: Tom Stellard <tstellar at redhat.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M .github/workflows/build-ci-container-tooling.yml
    M .github/workflows/containers/github-action-ci-tooling/Dockerfile

  Log Message:
  -----------
  [Github] Add github-automation container (#200704)

There are several jobs that use the pattern:
1. Checkout github-automation.py script.
2. Install dependencies for github-automation.py script.
3. Run the github-automation.py script.

We can consolidate a lot of this logic into the container and simplify
the workflows. This may also speed them up the workflow jobs slightly,
but most of them are already pretty fast, so it may not make a big
difference.


  Commit: 003ba404c8b50b367879cad29783d24881a6c1c6
      https://github.com/llvm/llvm-project/commit/003ba404c8b50b367879cad29783d24881a6c1c6
  Author: Schrodinger ZHU Yifan <yfzhu at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M libc/fuzzing/__support/freelist_heap_fuzz.cpp
    M libc/src/__support/block.h
    M libc/src/__support/freelist.cpp
    M libc/src/__support/freelist.h
    M libc/src/__support/freelist_heap.h
    M libc/src/__support/freestore.h
    M libc/src/__support/freetrie.h
    M libc/test/src/__support/block_test.cpp
    M libc/test/src/__support/freelist_heap_test.cpp
    M libc/test/src/__support/freelist_test.cpp
    M libc/test/src/__support/freestore_test.cpp
    M libc/test/src/__support/freetrie_test.cpp

  Log Message:
  -----------
  [libc] Migrate `Block` to `BlockRef` in baremetal allocator (#201001)

Under C++ object lifetime and strict aliasing rules, accessing typed
objects requires that an object of that type actually exists at the
memory location. Previously, the Block structure stored prev and next
offset values, where the prev field overlapped with the usable space of
the preceding block to save space. When the predecessor was allocated,
user payload was written directly to this overlapping space,
complicating object lifetime management. A key issue arose during
reallocation (like in-place shrinking), where the allocator needed to
manipulate block boundaries (e.g., splitting a block) while user payload
was still actively residing in that memory. This caused undefined
behavior due to accessing typed Block members that collided with the
user's active objects.

This patch eliminates the problem by always treating blocks as raw bytes
accessed through a byte-backed proxy (BlockRef). Instead of constructing
or casting to typed Block structures, metadata is read and written using
aligned byte-copy operations (inline_memcpy). This decouples block
manipulation from C++ object lifetime rules, guaranteeing safe access
without violating strict aliasing.

Assisted-by: AI Tools, checked manually


  Commit: d76b85c46e0d319322945283a396f6917444023f
      https://github.com/llvm/llvm-project/commit/d76b85c46e0d319322945283a396f6917444023f
  Author: Arthur Eubanks <aeubanks at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
    A llvm/test/CodeGen/X86/dag-maps-huge-region-crash.ll

  Log Message:
  -----------
  [MachineScheduler] Check we don't add self dependency edge when adding barrier (#202743)

Followup to #200945.

When we hit the huge-region limit for both FPExceptions and memory
operations, we'd first set BarrierChain to the current SU in the
FPExceptions path, then again in the memory operations path, and we'd
add the SU itself as a dependency.

Check we're not adding a self dependency when creating a barrier.

Assisted-by: Gemini


  Commit: 88fbb4a9eef5ec9f79a4db028e9e1e907a1ae866
      https://github.com/llvm/llvm-project/commit/88fbb4a9eef5ec9f79a4db028e9e1e907a1ae866
  Author: Anshul Nigham <nigham at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AArch64/AArch64.h
    M llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
    M llvm/lib/Target/AArch64/AArch64PassRegistry.def

  Log Message:
  -----------
  [NewPM][AArch64] Port AArch64DAGToDAGISelLegacy to NewPM (#202739)

Adds `AArch64DAGToDAGISelPass`, the NewPM port for AArch64 instruction
selection. Inherits from `SelectionDAGISelPass` and reuses its
implementation, similar to X86 and AMDGPU ports and the Legacy pass
implementation.

Assisted by Gemini


  Commit: f6e900184a814b8339c41c764ef13a7aedfc9480
      https://github.com/llvm/llvm-project/commit/f6e900184a814b8339c41c764ef13a7aedfc9480
  Author: Chinmay Deshpande <chdeshpa at amd.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUSearchableTables.td
    M llvm/test/Analysis/UniformityAnalysis/AMDGPU/always_uniform.ll

  Log Message:
  -----------
  [AMDGPU] Fix GISel lowering for amdgcn_s_quadmask, amdgcn_s_wqm (#202704)

This change also marks the intrinsics 
`amdgcn_s_quadmask` and `amdgcn_s_wqm` 
as AlwaysUniform.


  Commit: 06f25425e324fdfa79613f5255dfb2c77ae7de6d
      https://github.com/llvm/llvm-project/commit/06f25425e324fdfa79613f5255dfb2c77ae7de6d
  Author: Florian Hahn <flo at fhahn.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
    M llvm/lib/Transforms/Vectorize/VPlanUtils.cpp
    M llvm/lib/Transforms/Vectorize/VPlanUtils.h
    M llvm/test/Transforms/LoopVectorize/AArch64/conditional-branches-cost.ll
    M llvm/test/Transforms/LoopVectorize/AArch64/reduction-recurrence-costs-sve.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/tail-folding-uniform-store.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/transform-narrow-interleave-to-widen-memory.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/expand-scev.ll
    M llvm/test/Transforms/LoopVectorize/cast-induction.ll
    M llvm/test/Transforms/LoopVectorize/expand-ptrtoaddr.ll
    M llvm/test/Transforms/LoopVectorize/induction-step.ll
    M llvm/test/Transforms/LoopVectorize/miniters.ll
    M llvm/test/Transforms/LoopVectorize/pointer-induction.ll
    M llvm/test/Transforms/LoopVectorize/reduction-minmax-users-and-predicated.ll
    M llvm/test/Transforms/LoopVectorize/runtime-checks-hoist.ll

  Log Message:
  -----------
  [VPlan] Also expand integer SCEVAddExpr in expandSCEVExpr. (#200925)

Generalize the SCEVMulExpr handling in expandSCEVExpr to also handle
SCEVAddExpr. Currently limited to integer expressions only. Pointer to
follow separately, as they cannot use Instruction::Add.


  Commit: d1330e2e624039c8ee67db4d1f6e686b6d339722
      https://github.com/llvm/llvm-project/commit/d1330e2e624039c8ee67db4d1f6e686b6d339722
  Author: forking-google-bazel-bot[bot] <265904573+forking-google-bazel-bot[bot]@users.noreply.github.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M utils/bazel/llvm-project-overlay/lldb/source/Plugins/BUILD.bazel

  Log Message:
  -----------
  [Bazel] Fixes d0a1f86 (#202746)

This fixes d0a1f86e78908ab30d48a9408cc4673c20203422.

Co-authored-by: Google Bazel Bot <google-bazel-bot at google.com>


  Commit: 4ed07e26fc00fbfef25b7e9889eace5514a795f0
      https://github.com/llvm/llvm-project/commit/4ed07e26fc00fbfef25b7e9889eace5514a795f0
  Author: Yaxun (Sam) Liu <yaxun.liu at amd.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M compiler-rt/CMakeLists.txt
    M compiler-rt/lib/profile/CMakeLists.txt

  Log Message:
  -----------
  Build ROCm profile runtime by default (#202718)

The ROCm profile runtime should get regular build coverage. Keeping it
off by
default lets it regress unless a build enables it explicitly.

Make the option default to on for normal Linux and Windows builds, where
the
runtime is supported. The target still has the existing dependency
checks, and
normal profile links keep using the base profile runtime unless the
driver
selects the ROCm archive for HIP profiling.


  Commit: 2bc40691cd99e819fc35a852a33d53a04074458f
      https://github.com/llvm/llvm-project/commit/2bc40691cd99e819fc35a852a33d53a04074458f
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/unittests/Support/DynamicLibrary/DynamicLibraryTest.cpp

  Log Message:
  -----------
  Revert "[test][Support] Disable CFI-icall for DynamicLibrary Overload test (#202446)" (#202768)

Reverts llvm/llvm-project#202684

This breaks builds with some gcc versions (at least v14).

```
/home/aidengrossman/llvm-project/llvm/unittests/Support/DynamicLibrary/DynamicLibraryTest.cpp:62:32: error: attributes are not allowed on a function-definition
   62 | TEST(DynamicLibrary, Overload) __attribute__((no_sanitize("cfi-icall"))) {
      |                                ^~~~~~~~~~~~~
```


  Commit: b9ddb4c4630d39982de676d311ed80e5e1f7f5b2
      https://github.com/llvm/llvm-project/commit/b9ddb4c4630d39982de676d311ed80e5e1f7f5b2
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/unittests/ObjectFile/MachO/CMakeLists.txt
    A lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb] Add unit tests for Mach-O export trie parsing (NFC) (#202747)

Add MachOTrieTest covering the well-formed cases of ParseTrieEntries. A
small TrieBuilder lays out well-formed trie bytes to keep the tests
readable.

Assisted-by: Claude


  Commit: fc1f754c397b6a1d3e5c7199db81191ec9335faf
      https://github.com/llvm/llvm-project/commit/fc1f754c397b6a1d3e5c7199db81191ec9335faf
  Author: Daniil Dudkin <unterumarmung at yandex.ru>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/readability/CMakeLists.txt
    M clang-tools-extra/clang-tidy/readability/ReadabilityTidyModule.cpp
    A clang-tools-extra/clang-tidy/readability/RedundantNestedIfCheck.cpp
    A clang-tools-extra/clang-tidy/readability/RedundantNestedIfCheck.h
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/docs/clang-tidy/checks/list.rst
    A clang-tools-extra/docs/clang-tidy/checks/readability/redundant-nested-if.rst
    A clang-tools-extra/test/clang-tidy/checkers/readability/Inputs/redundant-nested-if/common.h
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-allow-bool-conversion.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx17-allow-bool-conversion.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx17.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx20.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx23.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx26.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-notes.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if.cpp

  Log Message:
  -----------
  [clang-tidy] Add `readability-redundant-nested-if` check (#181558)

Introduce a readability check that merges nested `if`/`if constexpr`
chains by combining conditions with `&&`.

This resurrects the earlier patch at https://reviews.llvm.org/D130630.

The implementation keeps fix-its conservative around macros,
preprocessor directives, attributes, user-defined bool conversions, and
comment placement in removable nested headers. It also supports C++17
declaration conditions by rewriting them into init-statement form when
safe.

Assisted by Codex in writing tests and some of the code.


  Commit: 16f692338cf41c29774e13f96856f040923f5d2c
      https://github.com/llvm/llvm-project/commit/16f692338cf41c29774e13f96856f040923f5d2c
  Author: Nikita Grivin <neuronspectrelin at gmail.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M libcxx/docs/ReleaseNotes/23.rst
    M libcxx/include/__configuration/availability.h
    M libcxx/include/variant
    M libcxx/lib/abi/arm64-apple-darwin.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/i686-linux-android23.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/powerpc-ibm-aix.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/powerpc64-ibm-aix.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-apple-darwin.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-linux-android23.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-freebsd.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-linux-gnu.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-linux-gnu.libcxxabi.v1.stable.noexceptions.nonew.abilist
    M libcxx/src/variant.cpp
    A libcxx/test/libcxx/utilities/variant/variant.bad_variant_access/good_what_message.pass.cpp

  Log Message:
  -----------
  [libcxx] Enrich message for std::bad_variant_access exception (#196495)

## Summary

`std::bad_variant_access::what()` now returns a more descriptive message
identifying the failing operation (e.g. `std::get: variant is
valueless`)
instead of the generic `bad_variant_access`. Brings libc++ to parity
with
libstdc++, which has provided richer messages for years.

Discussed in:
[RFC](https://discourse.llvm.org/t/rfc-improve-bad-variant-access-what-messages/90716)

Adds an internal derived class of `bad_variant_access` carrying a `const
char*`
message, exported from the dylib with availability annotations. The base
`bad_variant_access` class is unchanged — no ABI flag required, no
layout
change to the existing type. Throw sites in `__generic_get` and
`__throw_if_valueless` instantiate the derived type with the appropriate
literal; user code catching `bad_variant_access const&` picks up the new
`what()` via virtual dispatch.

Distinguishes three failure modes:
- `std::get: wrong alternative for variant`
- `std::get: variant is valueless`
- `std::visit: variant is valueless`

## ABI
Updated
`x86_64-unknown-linux-gnu.libcxxabi.v1.stable.exceptions.nonew.abilist`
based on a local Linux build. Other platforms' ABI lists will need
updates
per CI feedback - I don't have access to those toolchains for local
verification.


  Commit: a8dda777b681547505be2e0968042f9fe9a18c1a
      https://github.com/llvm/llvm-project/commit/a8dda777b681547505be2e0968042f9fe9a18c1a
  Author: Min-Yih Hsu <min.hsu at sifive.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/docs/ReleaseNotes.rst
    M clang/include/clang/Basic/DiagnosticDriverKinds.td
    M clang/include/clang/Options/Options.td
    M clang/lib/Driver/ToolChains/Arch/RISCV.cpp
    M clang/lib/Driver/ToolChains/Arch/RISCV.h
    M clang/lib/Driver/ToolChains/Clang.cpp
    A clang/test/Driver/riscv-mtune-tune-features.c
    M llvm/docs/RISCVUsage.rst

  Log Message:
  -----------
  [Driver][RISCV] Support the new `-mtune` syntax with tuning feature string (#196653)

A follow-up patch for #175063 : now clang supports the new `-mtune`
syntax outlined in the aforementioned PR, guarded behind a switch,
`-mexperimental-mtune-syntax`.


  Commit: 4b4d43da80fe66bf668a7b9a00fa5842db5c55d7
      https://github.com/llvm/llvm-project/commit/4b4d43da80fe66bf668a7b9a00fa5842db5c55d7
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/utils/sanitizers/ubsan_ignorelist.txt

  Log Message:
  -----------
  [NFC][cfi] Ignore cfi-icall for DiagnosticHandler.h (#202515)

Different callback types for C and C++ cause CFI failures.

At the moment `sanitizer-aarch64-linux-bootstrap-cfi` uses
`-DLLVM_USE_SANITIZER=Undefined`
as some parts are shared with Ubsan. So we use the same ignore list.


  Commit: 5e7b35d31eea52d0db2313d38e166a29a6265436
      https://github.com/llvm/llvm-project/commit/5e7b35d31eea52d0db2313d38e166a29a6265436
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.cpp
    M lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb] Fix infinite recursion in Mach-O export trie parsing (#202773)

A malformed (or hostile) export trie whose child offset points back to a
node already on the path from the root (a cycle) made ParseTrieEntries
recurse forever and overflow the stack.

Track the node offsets visited during the walk and reject any trie that
revisits one. Add unit tests for a self-cycle and a back-edge cycle.


  Commit: 04e06adc44f3c4cd7b7c62fd9d6c828cfe79eee2
      https://github.com/llvm/llvm-project/commit/04e06adc44f3c4cd7b7c62fd9d6c828cfe79eee2
  Author: Slava Zakharin <szakharin at nvidia.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M flang/include/flang/Optimizer/Analysis/AliasAnalysis.h
    M flang/lib/Optimizer/Analysis/AliasAnalysis.cpp
    A flang/test/Analysis/AliasAnalysis/alias-analysis-scoped-origins.fir
    M flang/test/Analysis/AliasAnalysis/ptr-component.fir

  Log Message:
  -----------
  [flang] Support declarations scoping in FIR AA. (#201216)

Further experimentation with MLIR inlining showed that
FIR AA becomes more conservative once a subprogram is inlined.

For example:
```
subroutine caller(p1,p2)
  real, pointer :: p1,p1
  call callee(p1,p2)
end
subroutine callee(a1,a2)
  real :: a1,a2
  a1 = a2
end
```

After `callee` is inlined, FIR AA assumes that `a1` and `a2`
alias at the point of the assignment, because it classifies them
as pointer accesses.

This patch adds a machinery to collect declaration information
for multiple subprogram scopes (as currently defined by
`fir.dummy_scope`),
so that FIR AA can use this information for better disambiguation.

Assisted by Cursor


  Commit: 4132e661249fcba4157f2b86acf900c638b2386e
      https://github.com/llvm/llvm-project/commit/4132e661249fcba4157f2b86acf900c638b2386e
  Author: Alex Langford <alangford at apple.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/unittests/ObjectFile/MachO/TestObjectFileMachO.cpp

  Log Message:
  -----------
  [lldb] Adjust TestObjectFileMachO.cpp for macOS 27 (#202792)

In macOS 27 (and accompanying device OSes), objc_msgSend was moved out
of the libobjc dylib into other system dylibs.

The simplest fix is to use a different symbol from libobjc.


  Commit: e6db723ce7b1e43327d265081f7e5818194569a0
      https://github.com/llvm/llvm-project/commit/e6db723ce7b1e43327d265081f7e5818194569a0
  Author: jimingham <jingham at apple.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCTrampolineHandler.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCTrampolineHandler.h

  Log Message:
  -----------
  Handle objc_msgSend being a re-export symbol from libobjc.A.dylib. (#202776)

In some cases, objc_msgSend and the objc_msgSendSuper can be re-exported
symbols in libobjc.A.dylib. Handle that case here. There were a number
of failures in the ObjC stepping tests before this was handled, so we
didn't need more tests.

If there isn't a re-exported symbol, we'll fall back to a code symbol.

---------

Co-authored-by: Jonas Devlieghere <jonas at devlieghere.com>


  Commit: 0812848fea235364842a626ba19ec1a7804006b7
      https://github.com/llvm/llvm-project/commit/0812848fea235364842a626ba19ec1a7804006b7
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/lib/Sema/SemaRISCV.cpp

  Log Message:
  -----------
  [RISCV] Remove unnecessary check for Zvfh in SemaRISCV::checkRVVTypeSupport. NFC (#202788)

Zvfh implies Zvfhmin so we only need to check the latter


  Commit: fb1e4b1e59d4a7136cd4782a04da0aca189dfafd
      https://github.com/llvm/llvm-project/commit/fb1e4b1e59d4a7136cd4782a04da0aca189dfafd
  Author: Harald van Dijk <hdijk at accesssoftek.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Target/DirectX/DXILPrepare.cpp
    M llvm/lib/Target/DirectX/DirectX.h
    M llvm/lib/Target/DirectX/DirectXIRPasses/CMakeLists.txt
    A llvm/lib/Target/DirectX/DirectXIRPasses/DXILAttributes.cpp
    A llvm/lib/Target/DirectX/DirectXIRPasses/DXILAttributes.h
    M llvm/lib/Target/DirectX/DirectXIRPasses/DXILDebugInfo.cpp

  Log Message:
  -----------
  [DirectX] Move getNonDXILAttributeMask to DirectXIRPasses (#202781)

DXILDebugInfo.cpp uses it and is part of DirectXIRPasses, but
DXILPrepare.cpp defined it and is part of DirectXCodeGen. DirectXCodeGen
has a dependency on DirectXIRPasses, so we cannot also add a dependency
from DirectXIRPasses back on DirectXCodeGen, and we need to move the
definition of getNonDXILAttributeMask() instead.

Fixes: #201336


  Commit: cf50b0c966857a2cb9fd708fadb1d4b3f05cd82e
      https://github.com/llvm/llvm-project/commit/cf50b0c966857a2cb9fd708fadb1d4b3f05cd82e
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/docs/resources/caveats.md

  Log Message:
  -----------
  [lldb][docs] Drop stale Python 2 note from caveats page (NFC) (#202754)

Remove the Python 2 section from the caveats page. Python 2 has been
end-of-life since 2020 and is no longer shipped with current macOS, so
the xcrun guidance for it and the deprecation note are no longer useful.

As promised in #201256.


  Commit: 81cdb52c03fb3a4f3ff2b30b71e3963ed90e2e61
      https://github.com/llvm/llvm-project/commit/81cdb52c03fb3a4f3ff2b30b71e3963ed90e2e61
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.cpp
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.h
    M lldb/source/Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp
    M lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb] Drop prefix & offset arguments in ParseTrieEntries (#202805)

I addressed Dave's review feedback locally but forgot to push the fix to
the PR branch. This removes the prefix and offset arguments from the
public API.


  Commit: dfab397600fb548e895d2c28832d5eaeea3f8bb1
      https://github.com/llvm/llvm-project/commit/dfab397600fb548e895d2c28832d5eaeea3f8bb1
  Author: dyung <douglas.yung at sony.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/include/clang/DependencyScanning/DependencyScanningFilesystem.h
    M clang/lib/DependencyScanning/DependencyScanningFilesystem.cpp
    M clang/unittests/DependencyScanning/CMakeLists.txt
    M clang/unittests/DependencyScanning/DependencyScanningFilesystemTest.cpp
    M llvm/include/llvm/Support/VirtualFileSystem.h
    M llvm/lib/Support/VirtualFileSystem.cpp
    M llvm/unittests/Support/VirtualFileSystemTest.cpp

  Log Message:
  -----------
  Revert "[clang][deps] Add in-flight query caching to `DependencyScanningFilesystemSharedCache`" (#202804)

Reverts llvm/llvm-project#199680

Causing a test failure on
https://lab.llvm.org/buildbot/#/builders/46/builds/36362.


  Commit: 2350c1f5e01189f7018b12276d0d53a26d3da31e
      https://github.com/llvm/llvm-project/commit/2350c1f5e01189f7018b12276d0d53a26d3da31e
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/unittests/Support/DynamicLibrary/DynamicLibraryTest.cpp

  Log Message:
  -----------
  [test][Support] Disable CFI-icall for DynamicLibrary Overload test (#202446) (#202684) (#202794)

The test performs manual symbol lookup and calls, which triggers
Control Flow Integrity indirect call checks.

Reland of #202446 and #202684 reverted with #202550 #202446.

Here we are going to use LLVM_NO_SANITIZE and check `__clang__`.


  Commit: e160695032d838fdeb3ff313f99dbffc38f94a7a
      https://github.com/llvm/llvm-project/commit/e160695032d838fdeb3ff313f99dbffc38f94a7a
  Author: Joshua Batista <jbatista at microsoft.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/include/clang/Basic/Builtins.td
    M clang/include/clang/Basic/DiagnosticSemaKinds.td
    M clang/include/clang/Sema/HLSLExternalSemaSource.h
    M clang/lib/CodeGen/CGHLSLBuiltins.cpp
    M clang/lib/CodeGen/CGHLSLRuntime.h
    M clang/lib/Sema/HLSLExternalSemaSource.cpp
    M clang/lib/Sema/SemaHLSL.cpp
    A clang/test/CodeGenHLSL/builtins/InterlockedAdd.hlsl
    A clang/test/SemaHLSL/BuiltIns/InterlockedAdd-errors.hlsl
    M clang/test/SemaHLSL/BuiltIns/asuint-errors.hlsl
    M clang/test/SemaHLSL/BuiltIns/splitdouble-errors.hlsl
    M clang/test/SemaHLSL/parameter_modifiers.hlsl
    M llvm/include/llvm/IR/IntrinsicsDirectX.td
    M llvm/include/llvm/IR/IntrinsicsSPIRV.td
    M llvm/lib/Target/DirectX/DXILIntrinsicExpansion.cpp
    M llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
    A llvm/test/CodeGen/DirectX/InterlockedAdd.ll
    A llvm/test/CodeGen/SPIRV/hlsl-intrinsics/InterlockedAdd.ll
    A llvm/test/CodeGen/SPIRV/hlsl-intrinsics/InterlockedAdd_spv_i64.ll

  Log Message:
  -----------
  [HLSL] Add InterlockedAdd HLSL functions (#195742)

This PR adds the `InterlockedAdd` function to HLSL.
For now, only integer references are accepted: resources passed as a
parameter, and this function as a member method to certain resources,
will be addressed in a separate PR.
Addresses https://github.com/llvm/llvm-project/issues/99122
Assisted by: Github Copilot


  Commit: 9f30981a2f4c1d3fa808938bf3703e8468be2e55
      https://github.com/llvm/llvm-project/commit/9f30981a2f4c1d3fa808938bf3703e8468be2e55
  Author: 🍌Shawn <m18824909883 at 163.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Driver/OffloadBundler.h
    M clang/tools/clang-offload-bundler/ClangOffloadBundler.cpp

  Log Message:
  -----------
  [clang-offload-bundler] Convert `std::vector` to `llvm::SmallVector` in `OffloadBundlerConfig` (#192259)

Replace `std::vector<std::string>` with `llvm::SmallVector<std::string,
4>`
for TargetNames, InputFileNames, and OutputFileNames to avoid heap
allocation for small number of elements.


  Commit: 87e5d3898c2dbc73f9e75aa16be27757e3969f52
      https://github.com/llvm/llvm-project/commit/87e5d3898c2dbc73f9e75aa16be27757e3969f52
  Author: alx32 <103613512+alx32 at users.noreply.github.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M lld/MachO/InputFiles.cpp
    A lld/test/MachO/compact-unwind-local-label.s

  Log Message:
  -----------
  [lld][MachO] Handle compact unwind entries with no matching symbol (#180009)

Context: This change is to support [MachO basic block hot-cold
splitting](https://discourse.llvm.org/t/rfc-support-fsplit-machine-functions-on-macho-arm64/89739)
- though it's presented below outside of this context.

Compact unwind entries can reference function addresses that have no
corresponding symbol in the object's symbol table (e.g. functions with
temporary local labels). Previously, this would trigger an assertion
failure in assert-enabled builds, or silently drop the unwind entry in
release builds, resulting in missing unwind info at runtime.

Fix this by synthesizing a local `Defined` symbol when no symbol exists
at the target address of a compact unwind entry, so that unwind info is
correctly emitted.

[Assisted-by](https://t.ly/Dkjjk): Cursor IDE + claude-opus-4.6-high +
gpt-5.2-xhigh


  Commit: 5e8d4064bc74ba2a0766d7c89ebe0dcf0271a716
      https://github.com/llvm/llvm-project/commit/5e8d4064bc74ba2a0766d7c89ebe0dcf0271a716
  Author: Min-Yih Hsu <min.hsu at sifive.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/docs/RISCVUsage.rst
    M llvm/docs/ReleaseNotes.md
    M llvm/lib/Target/RISCV/RISCVProcessors.td
    M llvm/test/CodeGen/RISCV/GlobalISel/add-imm.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/alu-roundtrip.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomic-cmpxchg.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomic-load-store-fp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-add-sub.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/bitmanip.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/bitreverse-zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/calls.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/combine-neg-abs.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/constbarrier-rv32.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/div-by-constant.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-arith.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-convert.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-intrinsics.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/fastcc-float.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-arith.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-convert.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-intrinsics.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/iabs.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rotl-rotr.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64p.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zba.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zbb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/scmp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/shift.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/shifts.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/ucmp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/vararg.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll
    M llvm/test/CodeGen/RISCV/abds-neg.ll
    M llvm/test/CodeGen/RISCV/abds.ll
    M llvm/test/CodeGen/RISCV/abdu-neg.ll
    M llvm/test/CodeGen/RISCV/abdu.ll
    M llvm/test/CodeGen/RISCV/add-before-shl.ll
    M llvm/test/CodeGen/RISCV/add_sext_shl_constant.ll
    M llvm/test/CodeGen/RISCV/add_shl_constant.ll
    M llvm/test/CodeGen/RISCV/addc-adde-sube-subc.ll
    M llvm/test/CodeGen/RISCV/addcarry.ll
    M llvm/test/CodeGen/RISCV/addimm-mulimm.ll
    M llvm/test/CodeGen/RISCV/aext-to-sext.ll
    M llvm/test/CodeGen/RISCV/alloca.ll
    M llvm/test/CodeGen/RISCV/alu64.ll
    M llvm/test/CodeGen/RISCV/and-negpow2-cmp.ll
    M llvm/test/CodeGen/RISCV/and-shl.ll
    M llvm/test/CodeGen/RISCV/arith-with-overflow.ll
    M llvm/test/CodeGen/RISCV/atomic-cmpxchg-branch-on-result.ll
    M llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll
    M llvm/test/CodeGen/RISCV/atomic-rmw.ll
    M llvm/test/CodeGen/RISCV/atomic-signext.ll
    M llvm/test/CodeGen/RISCV/atomicrmw-cond-sub-clamp.ll
    M llvm/test/CodeGen/RISCV/atomicrmw-uinc-udec-wrap.ll
    M llvm/test/CodeGen/RISCV/avgceils.ll
    M llvm/test/CodeGen/RISCV/avgceilu.ll
    M llvm/test/CodeGen/RISCV/avgfloors.ll
    M llvm/test/CodeGen/RISCV/avgflooru.ll
    M llvm/test/CodeGen/RISCV/bf16-promote.ll
    M llvm/test/CodeGen/RISCV/bfloat-arith.ll
    M llvm/test/CodeGen/RISCV/bfloat-convert.ll
    M llvm/test/CodeGen/RISCV/bfloat-imm.ll
    M llvm/test/CodeGen/RISCV/bfloat-maximum-minimum.ll
    M llvm/test/CodeGen/RISCV/bfloat-mem.ll
    M llvm/test/CodeGen/RISCV/bfloat-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/bfloat.ll
    M llvm/test/CodeGen/RISCV/bitint-fp-conv-200.ll
    M llvm/test/CodeGen/RISCV/bitreverse-shift.ll
    M llvm/test/CodeGen/RISCV/bittest.ll
    M llvm/test/CodeGen/RISCV/branch-on-zero.ll
    M llvm/test/CodeGen/RISCV/bswap-bitreverse.ll
    M llvm/test/CodeGen/RISCV/bswap-known-bits.ll
    M llvm/test/CodeGen/RISCV/bswap-shift.ll
    M llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll
    M llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll
    M llvm/test/CodeGen/RISCV/callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/calling-conv-half.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64-lp64f-lp64d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-p-ext-vector.ll
    M llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll
    M llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-vector-float.ll
    M llvm/test/CodeGen/RISCV/calling-conv-vector-on-stack.ll
    M llvm/test/CodeGen/RISCV/calls-cf-branch.ll
    M llvm/test/CodeGen/RISCV/calls.ll
    M llvm/test/CodeGen/RISCV/clmul.ll
    M llvm/test/CodeGen/RISCV/clmulh.ll
    M llvm/test/CodeGen/RISCV/clmulr.ll
    M llvm/test/CodeGen/RISCV/cmov-branch-opt.ll
    M llvm/test/CodeGen/RISCV/combine-is_fpclass.ll
    M llvm/test/CodeGen/RISCV/combine-storetomstore.ll
    M llvm/test/CodeGen/RISCV/compress.ll
    M llvm/test/CodeGen/RISCV/condbinops.ll
    M llvm/test/CodeGen/RISCV/condops.ll
    M llvm/test/CodeGen/RISCV/constpool-known-bits.ll
    M llvm/test/CodeGen/RISCV/copyprop.ll
    M llvm/test/CodeGen/RISCV/copysign-casts.ll
    M llvm/test/CodeGen/RISCV/csr-first-use-cost.ll
    M llvm/test/CodeGen/RISCV/ctlz-cttz-ctpop.ll
    M llvm/test/CodeGen/RISCV/ctz_zero_return_test.ll
    M llvm/test/CodeGen/RISCV/di-assignment-tracking-vector.ll
    M llvm/test/CodeGen/RISCV/div-by-constant.ll
    M llvm/test/CodeGen/RISCV/div-pow2.ll
    M llvm/test/CodeGen/RISCV/div.ll
    M llvm/test/CodeGen/RISCV/div_minsize.ll
    M llvm/test/CodeGen/RISCV/double-arith.ll
    M llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
    M llvm/test/CodeGen/RISCV/double-calling-conv.ll
    M llvm/test/CodeGen/RISCV/double-convert-strict.ll
    M llvm/test/CodeGen/RISCV/double-convert.ll
    M llvm/test/CodeGen/RISCV/double-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/double-intrinsics.ll
    M llvm/test/CodeGen/RISCV/double-mem.ll
    M llvm/test/CodeGen/RISCV/double-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/double-round-conv.ll
    M llvm/test/CodeGen/RISCV/double-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/double-select-icmp.ll
    M llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll
    M llvm/test/CodeGen/RISCV/double_reduct.ll
    M llvm/test/CodeGen/RISCV/early-clobber-tied-def-subreg-liveness.ll
    M llvm/test/CodeGen/RISCV/fastcc-bf16.ll
    M llvm/test/CodeGen/RISCV/fastcc-float.ll
    M llvm/test/CodeGen/RISCV/fastcc-half.ll
    M llvm/test/CodeGen/RISCV/fastcc-int.ll
    M llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
    M llvm/test/CodeGen/RISCV/fixed-csr.ll
    M llvm/test/CodeGen/RISCV/float-arith.ll
    M llvm/test/CodeGen/RISCV/float-bit-preserving-dagcombines.ll
    M llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll
    M llvm/test/CodeGen/RISCV/float-convert-strict.ll
    M llvm/test/CodeGen/RISCV/float-convert.ll
    M llvm/test/CodeGen/RISCV/float-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/float-intrinsics.ll
    M llvm/test/CodeGen/RISCV/float-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/float-round-conv.ll
    M llvm/test/CodeGen/RISCV/float-select-icmp.ll
    M llvm/test/CodeGen/RISCV/fma-combine.ll
    M llvm/test/CodeGen/RISCV/fold-addi-loadstore-zilsd.ll
    M llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
    M llvm/test/CodeGen/RISCV/fold-binop-into-select.ll
    M llvm/test/CodeGen/RISCV/fold-masked-merge.ll
    M llvm/test/CodeGen/RISCV/fold-mem-offset-zilsd.ll
    M llvm/test/CodeGen/RISCV/fold-mem-offset.ll
    M llvm/test/CodeGen/RISCV/forced-atomics.ll
    M llvm/test/CodeGen/RISCV/fp-fcanonicalize.ll
    M llvm/test/CodeGen/RISCV/fp128.ll
    M llvm/test/CodeGen/RISCV/fpclamptosat.ll
    M llvm/test/CodeGen/RISCV/fpenv.ll
    M llvm/test/CodeGen/RISCV/frm-write-in-loop.ll
    M llvm/test/CodeGen/RISCV/get-setcc-result-type.ll
    M llvm/test/CodeGen/RISCV/ghccc-rv32.ll
    M llvm/test/CodeGen/RISCV/ghccc-rv64.ll
    M llvm/test/CodeGen/RISCV/ghccc-without-f-reg.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize-smalldata-nonzero.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize-smalldata-zero.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize.ll
    M llvm/test/CodeGen/RISCV/global-merge.ll
    M llvm/test/CodeGen/RISCV/half-arith-strict.ll
    M llvm/test/CodeGen/RISCV/half-arith.ll
    M llvm/test/CodeGen/RISCV/half-convert-strict.ll
    M llvm/test/CodeGen/RISCV/half-convert.ll
    M llvm/test/CodeGen/RISCV/half-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/half-fcmp.ll
    M llvm/test/CodeGen/RISCV/half-imm.ll
    M llvm/test/CodeGen/RISCV/half-intrinsics.ll
    M llvm/test/CodeGen/RISCV/half-maximum-minimum.ll
    M llvm/test/CodeGen/RISCV/half-mem.ll
    M llvm/test/CodeGen/RISCV/half-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/half-round-conv.ll
    M llvm/test/CodeGen/RISCV/half-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/half-select-icmp.ll
    M llvm/test/CodeGen/RISCV/half-zfa.ll
    M llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll
    M llvm/test/CodeGen/RISCV/i64-icmp.ll
    M llvm/test/CodeGen/RISCV/iabs.ll
    M llvm/test/CodeGen/RISCV/icmp-non-byte-sized.ll
    M llvm/test/CodeGen/RISCV/idiv_large.ll
    M llvm/test/CodeGen/RISCV/imm.ll
    M llvm/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll
    M llvm/test/CodeGen/RISCV/inline-asm-d-modifier-N.ll
    M llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
    M llvm/test/CodeGen/RISCV/inline-asm-f-modifier-N.ll
    M llvm/test/CodeGen/RISCV/interrupt-attr-nocall.ll
    M llvm/test/CodeGen/RISCV/jump-is-expensive.ll
    M llvm/test/CodeGen/RISCV/jumptable-swguarded.ll
    M llvm/test/CodeGen/RISCV/jumptable.ll
    M llvm/test/CodeGen/RISCV/lack-of-signed-truncation-check.ll
    M llvm/test/CodeGen/RISCV/legalize-fneg.ll
    M llvm/test/CodeGen/RISCV/llvm.exp10.ll
    M llvm/test/CodeGen/RISCV/llvm.frexp.ll
    M llvm/test/CodeGen/RISCV/load-store-pair.ll
    M llvm/test/CodeGen/RISCV/loop-strength-reduce-add-cheaper-than-mul.ll
    M llvm/test/CodeGen/RISCV/loop-strength-reduce-loop-invar.ll
    M llvm/test/CodeGen/RISCV/lpad.ll
    M llvm/test/CodeGen/RISCV/lsr-legaladdimm.ll
    M llvm/test/CodeGen/RISCV/machine-cse.ll
    M llvm/test/CodeGen/RISCV/machine-sink-load-immediate.ll
    M llvm/test/CodeGen/RISCV/machinelicm-constant-phys-reg.ll
    M llvm/test/CodeGen/RISCV/macro-fusion-lui-addi.ll
    M llvm/test/CodeGen/RISCV/mask-variable-shift.ll
    M llvm/test/CodeGen/RISCV/mem.ll
    M llvm/test/CodeGen/RISCV/mem64.ll
    M llvm/test/CodeGen/RISCV/memcmp-optsize.ll
    M llvm/test/CodeGen/RISCV/memcmp.ll
    M llvm/test/CodeGen/RISCV/memcpy-inline.ll
    M llvm/test/CodeGen/RISCV/memcpy.ll
    M llvm/test/CodeGen/RISCV/memmove.ll
    M llvm/test/CodeGen/RISCV/memset-inline.ll
    M llvm/test/CodeGen/RISCV/memset-pattern.ll
    M llvm/test/CodeGen/RISCV/min-max.ll
    M llvm/test/CodeGen/RISCV/miss-sp-restore-eh.ll
    M llvm/test/CodeGen/RISCV/mul-expand.ll
    M llvm/test/CodeGen/RISCV/mul.ll
    M llvm/test/CodeGen/RISCV/musttail-indirect-args.ll
    M llvm/test/CodeGen/RISCV/narrow-shl-cst.ll
    M llvm/test/CodeGen/RISCV/neg-abs.ll
    M llvm/test/CodeGen/RISCV/nomerge.ll
    M llvm/test/CodeGen/RISCV/nontemporal.ll
    M llvm/test/CodeGen/RISCV/or-is-add.ll
    M llvm/test/CodeGen/RISCV/orc-b-patterns.ll
    M llvm/test/CodeGen/RISCV/overflow-intrinsics.ll
    M llvm/test/CodeGen/RISCV/pr135206.ll
    M llvm/test/CodeGen/RISCV/pr142004.ll
    M llvm/test/CodeGen/RISCV/pr145360.ll
    M llvm/test/CodeGen/RISCV/pr148084.ll
    M llvm/test/CodeGen/RISCV/pr176001.ll
    M llvm/test/CodeGen/RISCV/pr186969.ll
    M llvm/test/CodeGen/RISCV/pr190868.ll
    M llvm/test/CodeGen/RISCV/pr51206.ll
    M llvm/test/CodeGen/RISCV/pr56457.ll
    M llvm/test/CodeGen/RISCV/pr58511.ll
    M llvm/test/CodeGen/RISCV/pr63816.ll
    M llvm/test/CodeGen/RISCV/pr64645.ll
    M llvm/test/CodeGen/RISCV/pr65025.ll
    M llvm/test/CodeGen/RISCV/pr69586.ll
    M llvm/test/CodeGen/RISCV/pr84653_pr85190.ll
    M llvm/test/CodeGen/RISCV/pr90652.ll
    M llvm/test/CodeGen/RISCV/pr94145.ll
    M llvm/test/CodeGen/RISCV/pr95271.ll
    M llvm/test/CodeGen/RISCV/pr95284.ll
    M llvm/test/CodeGen/RISCV/push-pop-popret.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr-fpr.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr.ll
    M llvm/test/CodeGen/RISCV/reassoc-shl-addi-add.ll
    M llvm/test/CodeGen/RISCV/redundant-copy-from-tail-duplicate.ll
    M llvm/test/CodeGen/RISCV/rem.ll
    M llvm/test/CodeGen/RISCV/remat.ll
    M llvm/test/CodeGen/RISCV/riscv-codegenprepare-asm.ll
    M llvm/test/CodeGen/RISCV/rotl-rotr.ll
    M llvm/test/CodeGen/RISCV/rv32-inline-asm-pairs.ll
    M llvm/test/CodeGen/RISCV/rv32-move-merge.ll
    M llvm/test/CodeGen/RISCV/rv32p.ll
    M llvm/test/CodeGen/RISCV/rv32xandesperf.ll
    M llvm/test/CodeGen/RISCV/rv32xtheadbb.ll
    M llvm/test/CodeGen/RISCV/rv32zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/rv32zbb.ll
    M llvm/test/CodeGen/RISCV/rv32zbkb.ll
    M llvm/test/CodeGen/RISCV/rv32zbs.ll
    M llvm/test/CodeGen/RISCV/rv64-double-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-float-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-half-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-inline-asm-pairs.ll
    M llvm/test/CodeGen/RISCV/rv64i-complex-float.ll
    M llvm/test/CodeGen/RISCV/rv64i-demanded-bits.ll
    M llvm/test/CodeGen/RISCV/rv64i-shift-sext.ll
    M llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
    M llvm/test/CodeGen/RISCV/rv64p.ll
    M llvm/test/CodeGen/RISCV/rv64xtheadba.ll
    M llvm/test/CodeGen/RISCV/rv64xtheadbb.ll
    M llvm/test/CodeGen/RISCV/rv64zba.ll
    M llvm/test/CodeGen/RISCV/rv64zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/rv64zbb.ll
    M llvm/test/CodeGen/RISCV/rv64zbkb.ll
    M llvm/test/CodeGen/RISCV/rv64zbs.ll
    M llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert.ll
    M llvm/test/CodeGen/RISCV/rvp-narrowing-shift-trunc.ll
    M llvm/test/CodeGen/RISCV/rvp-simd-32.ll
    M llvm/test/CodeGen/RISCV/rvp-simd-64.ll
    M llvm/test/CodeGen/RISCV/rvp-unaligned-load-store.ll
    M llvm/test/CodeGen/RISCV/rvv/65704-illegal-instruction.ll
    M llvm/test/CodeGen/RISCV/rvv/abs-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/access-fixed-objects-by-rvv.ll
    M llvm/test/CodeGen/RISCV/rvv/active_lane_mask.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-array.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-struct.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-vector-tuple.ll
    M llvm/test/CodeGen/RISCV/rvv/allocate-lmul-2-4-8.ll
    M llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/bswap-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/buildvec-sext.ll
    M llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll
    M llvm/test/CodeGen/RISCV/rvv/calling-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/ceil-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/clmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/clmulh-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-ctpop-to-vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-reduce-add-to-vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-store-extract-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-vl-vw-macc.ll
    M llvm/test/CodeGen/RISCV/rvv/compressstore.ll
    M llvm/test/CodeGen/RISCV/rvv/concat-vector-insert-elt.ll
    M llvm/test/CodeGen/RISCV/rvv/concat-vectors-constant-stride.ll
    M llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/ctpop-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ctpop-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/cttz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/dont-sink-splat-operands.ll
    M llvm/test/CodeGen/RISCV/rvv/double-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/expand-no-v.ll
    M llvm/test/CodeGen/RISCV/rvv/expandload.ll
    M llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll
    M llvm/test/CodeGen/RISCV/rvv/fcanonicalize-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fceil-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ffloor-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vector-i8-index-cornercase.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-binop-splats.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast-large-vector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-buildvec-of-binop.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-clmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-elen.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extload-truncstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fcanonicalize-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fceil-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ffloor-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fnearbyint-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpowi.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fshr-fshl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ftrunc-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-explodevector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleave-store.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access-zve32x.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-load.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lrint.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-peephole-vmerge-vops.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-formation.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-mask-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sad.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-scalarized.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-addsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-changes-length.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-concat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-exact-vlen.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-merge.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-rotate.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-vslide1down.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store-merge-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-asm.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmp-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmps-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmuladd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmacc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmaccbf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmaxu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vminu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-float.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vreductions-fp-vp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrol.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vror.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vscale-range.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmacc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccsu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulsu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsll.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsubu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zvdot4a8i.ll
    M llvm/test/CodeGen/RISCV/rvv/float-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/floor-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximumnum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimumnum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fnearbyint-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fnearbyint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fold-binary-reduce.ll
    M llvm/test/CodeGen/RISCV/rvv/fold-scalar-load-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/fp4-bitcast.ll
    M llvm/test/CodeGen/RISCV/rvv/fpclamptosat_vec.ll
    M llvm/test/CodeGen/RISCV/rvv/fptosi-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/fptoui-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/frint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/frm-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/fround-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/froundeven-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/froundeven-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fshr-fshl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fshr-fshl.ll
    M llvm/test/CodeGen/RISCV/rvv/ftrunc-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ftrunc-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/get_vector_length.ll
    M llvm/test/CodeGen/RISCV/rvv/half-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/incorrect-extract-subvector-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll
    M llvm/test/CodeGen/RISCV/rvv/interleave-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/intrinsic-vector-match.ll
    M llvm/test/CodeGen/RISCV/rvv/known-never-zero.ll
    M llvm/test/CodeGen/RISCV/rvv/llrint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/llround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/localvar.ll
    M llvm/test/CodeGen/RISCV/rvv/lrint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/lround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/mask-reg-alloc.mir
    M llvm/test/CodeGen/RISCV/rvv/masked-sdiv.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-srem.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-tama.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-udiv.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-urem.ll
    M llvm/test/CodeGen/RISCV/rvv/memcpy-inline.ll
    M llvm/test/CodeGen/RISCV/rvv/memset-inline.ll
    M llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/mixed-float-bf16-arith.ll
    M llvm/test/CodeGen/RISCV/rvv/mscatter-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/musttail-indirect-args.ll
    M llvm/test/CodeGen/RISCV/rvv/mutate-prior-vsetvli-avl.ll
    M llvm/test/CodeGen/RISCV/rvv/named-vector-shuffle-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/nearbyint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/no-reserved-frame.ll
    M llvm/test/CodeGen/RISCV/rvv/nontemporal-vp-scalable.ll
    M llvm/test/CodeGen/RISCV/rvv/partial-reduction-add.ll
    M llvm/test/CodeGen/RISCV/rvv/pr104480.ll
    M llvm/test/CodeGen/RISCV/rvv/pr125306.ll
    M llvm/test/CodeGen/RISCV/rvv/pr165232.ll
    M llvm/test/CodeGen/RISCV/rvv/pr52475.ll
    M llvm/test/CodeGen/RISCV/rvv/pr61561.ll
    M llvm/test/CodeGen/RISCV/rvv/pr83017.ll
    M llvm/test/CodeGen/RISCV/rvv/pr88576.ll
    M llvm/test/CodeGen/RISCV/rvv/pr88799.ll
    M llvm/test/CodeGen/RISCV/rvv/pr90559.ll
    M llvm/test/CodeGen/RISCV/rvv/pr95865.ll
    M llvm/test/CodeGen/RISCV/rvv/redundant-vfmvsf.ll
    M llvm/test/CodeGen/RISCV/rvv/regcoal-liveinterval-pruning-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/remat.ll
    M llvm/test/CodeGen/RISCV/rvv/reproducer-pr146855.ll
    M llvm/test/CodeGen/RISCV/rvv/rint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/riscv-codegenprepare-asm.ll
    M llvm/test/CodeGen/RISCV/rvv/round-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/roundeven-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/roundtozero-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector-csr.ll
    M llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector-csr.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-args-by-mem.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-framelayout.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-vops.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll
    M llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_x_f_qf.ll
    M llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_xu_f_qf.ll
    M llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll
    M llvm/test/CodeGen/RISCV/rvv/smulo-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/splat-vector-split-i64-vl-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/splats-with-mixed-vl.ll
    M llvm/test/CodeGen/RISCV/rvv/sshl_sat_vec.ll
    M llvm/test/CodeGen/RISCV/rvv/stack-probing-dynamic.ll
    M llvm/test/CodeGen/RISCV/rvv/stepvector.ll
    M llvm/test/CodeGen/RISCV/rvv/stlf.ll
    M llvm/test/CodeGen/RISCV/rvv/stores-of-loads-merging.ll
    M llvm/test/CodeGen/RISCV/rvv/strided-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/strided-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/umulo-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/undef-earlyclobber-chain.ll
    M llvm/test/CodeGen/RISCV/rvv/undef-vp-ops.ll
    M llvm/test/CodeGen/RISCV/rvv/unmasked-ta.ll
    M llvm/test/CodeGen/RISCV/rvv/unmasked-tu.ll
    M llvm/test/CodeGen/RISCV/rvv/urem-seteq-vec.ll
    M llvm/test/CodeGen/RISCV/rvv/vaadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vaaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vadc.ll
    M llvm/test/CodeGen/RISCV/rvv/vadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vand-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vand.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn.ll
    M llvm/test/CodeGen/RISCV/rvv/vasub.ll
    M llvm/test/CodeGen/RISCV/rvv/vasubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vclmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vclmulh.ll
    M llvm/test/CodeGen/RISCV/rvv/vcopysign-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vcpop-shl-zext-opt.ll
    M llvm/test/CodeGen/RISCV/rvv/vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu.ll
    M llvm/test/CodeGen/RISCV/rvv/vec3-setcc-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-compress.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-fixed.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-extract-last-active.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-reassociations.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-splice.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcmp-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcmps-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcopysign-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfirst-byte-compare-index.ll
    M llvm/test/CodeGen/RISCV/rvv/vfirst.ll
    M llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmax-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmin-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmuladd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-x-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-w-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-bf-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-bf-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-alt.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvtbf16-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmacc-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmaccbf16-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwnmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-w-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-evl-tail-folding.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-live-out.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt.ll
    M llvm/test/CodeGen/RISCV/rvv/vle_vid-vfcvt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadc.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmax.ll
    M llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmaxu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmerge.ll
    M llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmin.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbc.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbf.ll
    M llvm/test/CodeGen/RISCV/rvv/vmseq.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsge.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgeu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgtu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsif.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsle.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsleu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmslt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsltu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsne.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsof.ll
    M llvm/test/CodeGen/RISCV/rvv/vmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulh.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulhsu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulhu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.s.x.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.v.x.ll
    M llvm/test/CodeGen/RISCV/rvv/vnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vor.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-combine-reverse-load.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-combine-store-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-cttz-elts.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-float.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-int.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask-fixed-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-fixed-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-vector-interleaved-access.ll
    M llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-f16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-f16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-mask-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-mask.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu.ll
    M llvm/test/CodeGen/RISCV/rvv/vrgatherei16-subreg-liveness.ll
    M llvm/test/CodeGen/RISCV/rvv/vrol-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vror-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vrsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vsadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vsaddu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vsbc.ll
    M llvm/test/CodeGen/RISCV/rvv/vscale-power-of-two.ll
    M llvm/test/CodeGen/RISCV/rvv/vscale-vw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-regression.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-valid-elen-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsext.ll
    M llvm/test/CodeGen/RISCV/rvv/vsmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll
    M llvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vssub.ll
    M llvm/test/CodeGen/RISCV/rvv/vssubu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vssubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd-mask-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwaddu.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmulsu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmulu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsll.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub-mask-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsubu.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vxor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vxor.ll
    M llvm/test/CodeGen/RISCV/rvv/vxrm-insert-out-of-loop.ll
    M llvm/test/CodeGen/RISCV/rvv/vxrm-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/vzext.ll
    M llvm/test/CodeGen/RISCV/rvv/xandesvbfhcvt-vfwcvt-s-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/zvdot4a8i-sdnode.ll
    M llvm/test/CodeGen/RISCV/sadd_sat.ll
    M llvm/test/CodeGen/RISCV/sadd_sat_plus.ll
    M llvm/test/CodeGen/RISCV/scmp.ll
    M llvm/test/CodeGen/RISCV/select-binop-identity.ll
    M llvm/test/CodeGen/RISCV/select-cc.ll
    M llvm/test/CodeGen/RISCV/select-cond.ll
    M llvm/test/CodeGen/RISCV/select-const.ll
    M llvm/test/CodeGen/RISCV/select-constant-xor.ll
    M llvm/test/CodeGen/RISCV/select-optimize-multiple.ll
    M llvm/test/CodeGen/RISCV/select-pseudo-merge-with-stack-adj.ll
    M llvm/test/CodeGen/RISCV/select-zbb.ll
    M llvm/test/CodeGen/RISCV/select.ll
    M llvm/test/CodeGen/RISCV/sextw-removal.ll
    M llvm/test/CodeGen/RISCV/shift-amount-mod.ll
    M llvm/test/CodeGen/RISCV/shift-and.ll
    M llvm/test/CodeGen/RISCV/shift-masked-shamt.ll
    M llvm/test/CodeGen/RISCV/shifts.ll
    M llvm/test/CodeGen/RISCV/shl-cttz.ll
    M llvm/test/CodeGen/RISCV/shlimm-addimm.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-load-atomic-acquire-seq_cst.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-load.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-mul.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-qcloads.ll
    M llvm/test/CodeGen/RISCV/shrinkwrap-jump-table.ll
    M llvm/test/CodeGen/RISCV/shrinkwrap.ll
    M llvm/test/CodeGen/RISCV/signed-truncation-check.ll
    M llvm/test/CodeGen/RISCV/split-offsets.ll
    M llvm/test/CodeGen/RISCV/split-store.ll
    M llvm/test/CodeGen/RISCV/split-udiv-by-constant.ll
    M llvm/test/CodeGen/RISCV/split-urem-by-constant.ll
    M llvm/test/CodeGen/RISCV/srem-lkk.ll
    M llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
    M llvm/test/CodeGen/RISCV/srem-vector-lkk.ll
    M llvm/test/CodeGen/RISCV/ssub_sat.ll
    M llvm/test/CodeGen/RISCV/ssub_sat_plus.ll
    M llvm/test/CodeGen/RISCV/stack-clash-prologue.ll
    M llvm/test/CodeGen/RISCV/stack-folding.ll
    M llvm/test/CodeGen/RISCV/stack-probing-dynamic-nonentry.ll
    M llvm/test/CodeGen/RISCV/stack-store-check.ll
    M llvm/test/CodeGen/RISCV/switch-width.ll
    M llvm/test/CodeGen/RISCV/tail-calls.ll
    M llvm/test/CodeGen/RISCV/trunc-nsw-nuw.ll
    M llvm/test/CodeGen/RISCV/typepromotion-overflow.ll
    M llvm/test/CodeGen/RISCV/uadd_sat.ll
    M llvm/test/CodeGen/RISCV/uadd_sat_plus.ll
    M llvm/test/CodeGen/RISCV/ucmp.ll
    M llvm/test/CodeGen/RISCV/udiv-const-optimization.ll
    M llvm/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll
    M llvm/test/CodeGen/RISCV/unaligned-load-store.ll
    M llvm/test/CodeGen/RISCV/unfold-masked-merge-scalar-variablemask.ll
    M llvm/test/CodeGen/RISCV/urem-lkk.ll
    M llvm/test/CodeGen/RISCV/urem-seteq-illegal-types.ll
    M llvm/test/CodeGen/RISCV/urem-vector-lkk.ll
    M llvm/test/CodeGen/RISCV/usub_sat_plus.ll
    M llvm/test/CodeGen/RISCV/vararg-ilp32e.ll
    M llvm/test/CodeGen/RISCV/vararg.ll
    M llvm/test/CodeGen/RISCV/varargs-with-fp-and-second-adj.ll
    M llvm/test/CodeGen/RISCV/vscale-demanded-bits.ll
    M llvm/test/CodeGen/RISCV/wide-scalar-shift-by-byte-multiple-legalization.ll
    M llvm/test/CodeGen/RISCV/wide-scalar-shift-legalization.ll
    M llvm/test/CodeGen/RISCV/xaluo.ll
    M llvm/test/CodeGen/RISCV/xcvmem-heuristic.ll
    M llvm/test/CodeGen/RISCV/xcvmem.ll
    M llvm/test/CodeGen/RISCV/xqccmp-additional-stack.ll
    M llvm/test/CodeGen/RISCV/xqccmp-callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/xqccmp-push-pop-popret.ll
    M llvm/test/CodeGen/RISCV/xqcia.ll
    M llvm/test/CodeGen/RISCV/xqciac.ll
    M llvm/test/CodeGen/RISCV/xqcibi-redundant-copy-elim.ll
    M llvm/test/CodeGen/RISCV/xqcibm-cto-clo-brev.ll
    M llvm/test/CodeGen/RISCV/xqcibm-extract.ll
    M llvm/test/CodeGen/RISCV/xqcibm-insbi.ll
    M llvm/test/CodeGen/RISCV/xqcibm-insert.ll
    M llvm/test/CodeGen/RISCV/xqcicm.ll
    M llvm/test/CodeGen/RISCV/xqcics.ll
    M llvm/test/CodeGen/RISCV/xqcilia.ll
    M llvm/test/CodeGen/RISCV/xqcilsm-memset.ll
    M llvm/test/CodeGen/RISCV/xqcisls.ll
    M llvm/test/CodeGen/RISCV/xtheadmac.ll
    M llvm/test/CodeGen/RISCV/xtheadmemidx.ll
    M llvm/test/CodeGen/RISCV/xtheadmempair.ll
    M llvm/test/CodeGen/RISCV/zbb-logic-neg-imm.ll
    M llvm/test/CodeGen/RISCV/zcb-regalloc-hints.ll
    M llvm/test/CodeGen/RISCV/zcmp-additional-stack.ll
    M llvm/test/CodeGen/RISCV/zdinx-asm-constraint.ll
    M llvm/test/CodeGen/RISCV/zdinx-boundary-check.ll
    M llvm/test/CodeGen/RISCV/zdinx-spill.ll
    M llvm/test/CodeGen/RISCV/zibi.ll
    M llvm/test/CodeGen/RISCV/zicond-fp-select-zfinx.ll
    M llvm/test/CodeGen/RISCV/zicond-opts.ll
    M llvm/test/CodeGen/RISCV/zilsd-spill.ll
    M llvm/test/CodeGen/RISCV/zilsd.ll

  Log Message:
  -----------
  [RISCV] Adopt SpacemitX60's scheduling model for `-mtune=generic` (#167008)

Per our discussions in RISC-V roundtable during LLVM Dev Meeting 2025,
there has been a consensus to create a base / generic scheduling model
for the most common performance tuning usages. As the first step, we
agree to use SpacemitX60's scheduling model for that purpose for the
time being, with an expectation to create a standalone generic model
that could evolve independently in the future.

This patch sets `-mtune=generic` to use SpacemitX60's scheduling model,
and documents the rationale behind it, including the roadmap ahead as we
discussed.


  Commit: 350f4851d7070757545d65aba54b19b6bfceb6da
      https://github.com/llvm/llvm-project/commit/350f4851d7070757545d65aba54b19b6bfceb6da
  Author: Ziqing Luo <ziqing_luo at apple.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/include/clang/ScalableStaticAnalysisFramework/Core/Model/EntityLinkage.h
    M clang/lib/ScalableStaticAnalysisFramework/Core/TUSummary/TUSummaryExtractor.cpp
    A clang/test/Analysis/Scalable/PointerFlow/external-inline-function-in-multi-tu.test
    M clang/unittests/ScalableStaticAnalysisFramework/TUSummaryBuilderTest.cpp

  Log Message:
  -----------
  [SSAF] Let function parameters inherit linkage from their parent functions (#201946)

SSAF treats parameters as entities and may not always associate them
back to their parent functions. Therefore, it needs to identify
parameters of functions with external linkage across different TUs.
Treating them as having no linkage (as in C++) causes the same parameter
in different TUs to be assigned different EntityIDs. As a result, the
behavior of the parameter across multiple TUs cannot be correlated.

rdar://178844032

---------

Co-authored-by: Balázs Benics <benicsbalazs at gmail.com>


  Commit: 3c21c3d6095821e78690fc056522f9857c178ad3
      https://github.com/llvm/llvm-project/commit/3c21c3d6095821e78690fc056522f9857c178ad3
  Author: Alexey Bader <alexey.bader at intel.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/test/OffloadTools/clang-sycl-linker/basic.ll
    M clang/test/OffloadTools/clang-sycl-linker/triple.ll
    M clang/tools/clang-sycl-linker/ClangSYCLLinker.cpp

  Log Message:
  -----------
  [NFC][clang-sycl-linker] Standardize error messages to LLVM coding style (#202767)

Follow LLVM coding standards for error messages: use lowercase first
letter and no trailing period. This matches the style used throughout
LLVM tools (llvm-objcopy, lld, etc.) and aligns with the official
guidance in llvm/docs/CodingStandards.rst.

Updated corresponding test assertions in basic.ll and triple.ll.


  Commit: 0411e39a35866c125750810e59a15e00c9484fc9
      https://github.com/llvm/llvm-project/commit/0411e39a35866c125750810e59a15e00c9484fc9
  Author: Mingjie Xu <xumingjie.enna1 at bytedance.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Analysis/ScalarEvolution.cpp
    M llvm/unittests/Analysis/ScalarEvolutionTest.cpp

  Log Message:
  -----------
  [SCEV] Speed up forgetLoop by avoiding def-use walk for loop-header PHIs (#201572)

Every cached SCEV varies with Loop `L` transitively contains an
`AddRec`, and every `AddRec` for the loop is recorded in `LoopUsers[L]`.
`forgetMemoizedResults` already closes this set transitively through
`SCEVUsers` and `ExprValueMap`.
Therefore `forgetLoop` does not need to walk the def-use chain starting
from header PHIs, it only needs to initialize `ToForget` with
`LoopUsers[L]` and explicitly remove each header PHI's entries from
`ValueExprMap` and `ConstantEvolutionLoopExitValue`, push its cached
SCEVs into `ToForget`.
As a side effect, cached SCEVs that reside in the loop body but do not
depend on any `AddRec` for the loop (e.g. a `SCEVUnknown` for an icmp)
are no longer invalidated.


  Commit: ef7d2c97b4e5158a230aca54100b15cd3b9fa815
      https://github.com/llvm/llvm-project/commit/ef7d2c97b4e5158a230aca54100b15cd3b9fa815
  Author: Nico Weber <thakis at chromium.org>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/utils/gn/secondary/llvm/tools/llvm-readtapi/BUILD.gn

  Log Message:
  -----------
  [gn] port 108b06f1797b3a6 (llvm-readtapi driver_executable) (#202826)


  Commit: fb2d6709f289525497cdf731bf32085401c6b962
      https://github.com/llvm/llvm-project/commit/fb2d6709f289525497cdf731bf32085401c6b962
  Author: Jiahao Guo <eoonguo at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/CIR/Dialect/IR/CIROps.td
    M clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
    M clang/utils/TableGen/CIRLoweringEmitter.cpp

  Log Message:
  -----------
  [CIR] Support zero-result ops in clangir TableGen lowering (#202273)

### summary 

This is follow-up to https://github.com/llvm/llvm-project/pull/199599

A CIR op can set the llvmOp field to have cir-tblgen auto-generate its
CIR→LLVM lowering instead of using a hand-written pattern.However, the
generated body forwards the result type via op.getType(), which only
compiles for single-result ops. As a result, ops with zero results could
not use this feature.

To fix this, teach CIRLoweringEmitter to emit an empty mlir::TypeRange{}
for zero-result ops. Then switch cir.lifetime.start and cir.lifetime.end
to use llvmOp (dropping their hand-written lowering). The lifetime.cir
test covers the generated path.


  Commit: ffb7404d1eb1fa8cca49e2cc800b4c97688f8bab
      https://github.com/llvm/llvm-project/commit/ffb7404d1eb1fa8cca49e2cc800b4c97688f8bab
  Author: Fangrui Song <i at maskray.me>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang-tools-extra/clangd/index/SymbolID.h

  Log Message:
  -----------
  [clangd] Add missing direct includes for bit.h. NFC (#202840)

This currently compile only because llvm/ADT/Hashing.h transitively
pulls in llvm/Support/SwapByteOrder.h (which includes llvm/ADT/bit.h).


  Commit: 45fd70d800b6bdb7cae464bee3e78bd0d898ba5e
      https://github.com/llvm/llvm-project/commit/45fd70d800b6bdb7cae464bee3e78bd0d898ba5e
  Author: Vladimir Vereschaka <vvereschaka at accesssoftek.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/docs/ReleaseNotes.rst
    M clang/include/clang/Options/Options.td
    A clang/test/CodeGenCXX/cl-pathmap.cpp
    A clang/test/Driver/cl-pathmap.c
    A clang/test/Preprocessor/cl-pathmap.c

  Log Message:
  -----------
  Reland [clang-cl] Add new option /pathmap:<from>=<to> to replace the path prefix <from> with <to>. (#202830)

This option matches MSVC options and does the path substitution for the
file references in the preprocessor macros, debug and coverage
information.

This option acts as a clang's ``-ffile-prefix-map=value`` and with some
known differences in behavior with original CL's option that do not
affect the functionality:
* nomalizes the macro prefix map pathes -- removes `./` and uses the
target's
platform-specific path separator character when exanding the
preprocessor
macros -- ``-ffile-reproducible`` (but not the debug and coverage prefix
maps).
* does not require ``/experimental:deterministic`` as by MSVC. It needed
for
removing a hostname from a mangling hash gen, but clang-cl does not use
a hostname  when generates the hashes.

Known issues:
  * does not remap the pathes within PCH/PCM files.

Reland #198664


  Commit: fe5c70101ec5ffe4db4b4ee657b341514da9008e
      https://github.com/llvm/llvm-project/commit/fe5c70101ec5ffe4db4b4ee657b341514da9008e
  Author: Feng Zou <feng.zou at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86.td
    M llvm/lib/Target/X86/X86FixupSetCC.cpp
    M llvm/test/CodeGen/X86/apx/ccmp.ll
    M llvm/test/CodeGen/X86/apx/ctest.ll
    M llvm/test/CodeGen/X86/apx/setzucc.ll
    M llvm/test/CodeGen/X86/fast-isel-fcmp.ll
    M llvm/test/CodeGen/X86/fast-isel-select-cmov2.ll
    M llvm/test/CodeGen/X86/pr27591.ll
    M llvm/test/CodeGen/X86/pr32284.ll
    M llvm/test/CodeGen/X86/pr54369.ll

  Log Message:
  -----------
  [X86][APX] Enable PreferLegacySetCC tuning for Novalake and Diamondrapids (#202480)

Performance measurements show legacy SetCC is still good on these platforms.


  Commit: 4143eee75d13ce3a10fbf81b56220e1e13b915f1
      https://github.com/llvm/llvm-project/commit/4143eee75d13ce3a10fbf81b56220e1e13b915f1
  Author: Fangrui Song <i at maskray.me>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/ADT/Hashing.h

  Log Message:
  -----------
  [Hashing] Replace hash_integer_value with splitmix64 finalizer (#199471)

hash_integer_value used a CityHash-era construction: read the uint64_t
value as two endian-normalized 4-byte halves via fetch32, then combine
through hash_16_bytes. Treat the integer as a number instead.

A direct hash_16_bytes(value, seed) has the right shape but inherits a
defect from its Murmur three-multiply chain: the top input bit maps
deterministically to the top output bit. Use the splitmix64 finalizer
(xmxmx) instead -- the same shape xxh3 uses for its 4-8 byte path.

bit-independence bias on eight input classes (sequential/step-aligned
ints, stack-, malloc-, code-segment-shaped pointers, random uint64):

```
// Read https://jonkagstrom.com/bit-mixer-construction/ for columns
                      bic_mean   bic_max
  fetch32 + 16_bytes: 0.04-0.14% 7-13%
  hash_16_bytes:      0.18%      42%
  splitmix64 xmxmx:   0.04%      0.17%
```

This also drops fetch32 and hash_16_bytes from the header; the three
byte-stable out-of-header callers were already moved to file-local
copies.

Depends on #196854
Aided by Claude Opus 4.7


  Commit: 5748dcd89b907d3df745069298ad8c93bfde925a
      https://github.com/llvm/llvm-project/commit/5748dcd89b907d3df745069298ad8c93bfde925a
  Author: juan.vazquez <juvazq at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/CodeGen/BreakFalseDeps.cpp

  Log Message:
  -----------
  [CodeGen] Update break-false-deps to track updates to the machine function (#202081)


  Commit: 240752e73c97c49890c5d8ddb436ccbc9619bca9
      https://github.com/llvm/llvm-project/commit/240752e73c97c49890c5d8ddb436ccbc9619bca9
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUSwLowerLDS.cpp
    A llvm/test/CodeGen/AMDGPU/amdgpu-sw-lower-lds-static-lds-test-memintrinsic-asan.ll

  Log Message:
  -----------
  [AMDGPU] Lower mem intrinsics on LDS pointers in AMDGPUSwLowerLDS (#202552)

memcpy/memset/memmove on LDS pointers were left in the local address
space, silently writing into the malloc'ed pointer LDS cell instead of
the global buffer backing the lowered LDS

Collect and translate them to the global pointer like the other LDS
memory operations under asan


  Commit: 5868847241e2d761843a3a9bed9f4c3703e2ac2c
      https://github.com/llvm/llvm-project/commit/5868847241e2d761843a3a9bed9f4c3703e2ac2c
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M clang/lib/CodeGen/Targets/RISCV.cpp
    M clang/test/CodeGen/RISCV/riscv-vector-callingconv-llvm-ir.c
    M clang/test/CodeGen/RISCV/riscv-vector-callingconv-llvm-ir.cpp

  Log Message:
  -----------
  [RISCV] Add Zvfbfa to RISCVABIInfo::coerceVLSVector checks. (#202812)


  Commit: a46c5ee4eb7f5dadc38dabb9481564a9b74687c2
      https://github.com/llvm/llvm-project/commit/a46c5ee4eb7f5dadc38dabb9481564a9b74687c2
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/GlobPattern.cpp

  Log Message:
  -----------
  [NFC][Support] Refactor bracket parsing in GlobPattern (#202848)

Extract BitVector from Expected before flipping to
prepare for future modifications.

Assisted-by: Gemini


  Commit: ac7161671cc3d64e104fa37f75f12c60150bdb1d
      https://github.com/llvm/llvm-project/commit/ac7161671cc3d64e104fa37f75f12c60150bdb1d
  Author: Madhur Amilkanthwar <madhura at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Utils/LoopUtils.cpp
    A llvm/test/Transforms/LoopVectorize/minmax-reduction-unknown-prof.ll

  Log Message:
  -----------
  [LoopUtils] Mark createMinMaxOp's new select with unknown branch weights (#201750)

`createMinMaxOp()` lowers an FP min/max reduction to a freshly built
fcmp+select. That select is not derived from any existing branch, so it
carries no real profile data, and prof-verify reports a "select
annotation missing" failure. Mark the synthesized select's branch
weights as explicitly unknown when the enclosing function is profiled,
guarded by the existing profcheck-disable-metadata-fixes option.

Add a unit test covering the profiled and non-profiled cases.


  Commit: d20eca15e888b6f70412792ff63a4de960a3fb2e
      https://github.com/llvm/llvm-project/commit/d20eca15e888b6f70412792ff63a4de960a3fb2e
  Author: Lang Hames <lhames at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M orc-rt/include/CMakeLists.txt
    A orc-rt/include/orc-rt/sps-ci/CallSPSCI.h
    M orc-rt/lib/executor/CMakeLists.txt
    A orc-rt/lib/executor/sps-ci/CallSPSCI.cpp
    M orc-rt/unittests/CMakeLists.txt
    A orc-rt/unittests/CallSPSCITest.cpp

  Log Message:
  -----------
  [orc-rt] Add initial call-function SPS CIs. (#202860)

Adds orc_rt_call_void_void and orc_rt_call_main, which can be used to
call functions with `void(void)` and `int(int, char*[])` signatures,
respectively.


  Commit: 3c191d65110b5f54faf68d8438a9d989a1ef133d
      https://github.com/llvm/llvm-project/commit/3c191d65110b5f54faf68d8438a9d989a1ef133d
  Author: Haohai Wen <haohai.wen at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/ObjectYAML/ELFEmitter.cpp
    M llvm/test/tools/yaml2obj/ELF/bb-addr-map-pgo-analysis-map.yaml

  Log Message:
  -----------
  [ObjectYAML] Fix yaml2obj crash when BBAddrMap entry has invalid feature (#201729)

Warn and skip the entry instead of dereferencing the Error-holding
Expected returned by Features::decode.


  Commit: 55f4ff4306e1c64f08f5ee58164b49cee3d461fc
      https://github.com/llvm/llvm-project/commit/55f4ff4306e1c64f08f5ee58164b49cee3d461fc
  Author: Himadhith <79003240+Himadhith at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/tools/CMakeLists.txt

  Log Message:
  -----------
  [cmake] Add llvm-readobj before lldb (#202715)

After #199152, following CMake error is found when building llvm-lit:

```
CMake Error at cmake/modules/AddLLVM.cmake:2816 (get_target_property):
  get_target_property() called with non-existent target "llvm-readobj".
Call Stack (most recent call first):
  cmake/modules/AddLLVM.cmake:1513 (get_host_tool_path)
  cmake/modules/AddLLVM.cmake:1556 (export_executable_symbols)
  tools/llvm-lto2/CMakeLists.txt:27 (export_executable_symbols_for_plugins)
```
Fixed by adding llvm-readobj before lldb. (Similar to
https://github.com/llvm/llvm-project/pull/201648)

Co-authored-by: himadhith <himadhith.v at ibm.com>


  Commit: d4d061b85f8579397c1522febbcd25af969f423d
      https://github.com/llvm/llvm-project/commit/d4d061b85f8579397c1522febbcd25af969f423d
  Author: Timm Baeder <tbaeder at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/AST/ByteCode/Interp.h
    M clang/test/AST/ByteCode/codegen.c

  Log Message:
  -----------
  [clang][bytecode] Fix right shifts greater than bitwidth (#202851)

We're not erroring in C, but we did compute the wrong result.


  Commit: 696f4d5628479a828a14aa9999974d48f0aa698f
      https://github.com/llvm/llvm-project/commit/696f4d5628479a828a14aa9999974d48f0aa698f
  Author: Changpeng Fang <changpeng.fang at amd.com>
  Date:   2026-06-09 (Tue, 09 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp

  Log Message:
  -----------
  [AMDGPU] Fix immediate parsing for packed types (#202417)

We should use the element, instead of the vector type, to get floating
point Semantics.The issue is not exposed in upstream yet, but still better to
be fixed.


  Commit: dac9338f7af15561910137523f73cd93422c575b
      https://github.com/llvm/llvm-project/commit/dac9338f7af15561910137523f73cd93422c575b
  Author: Nikita Popov <npopov at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/IR/Function.cpp

  Log Message:
  -----------
  [IR] Base attribute queries on Argument::getAttributes() (NFC) (#202686)

Fetch the AttributeSet for the argument and then do queries on that.
This is both less code than going through the function AttributeList,
and avoids redundant AttributeSet fetches in case where multiple
attributes are queried.


  Commit: fe298c3006e1866df074aba59e4d0ca667ad341b
      https://github.com/llvm/llvm-project/commit/fe298c3006e1866df074aba59e4d0ca667ad341b
  Author: Felipe de Azevedo Piovezan <fpiovezan at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.h

  Log Message:
  -----------
  [NFC][lldb] Delete dead variables in AppleObjCClassDescriptor (#202542)

Some of those were related to caching of information. However, this
cache is never consulted, making the current code misleading: one may
think we are benefiting from the cache, but we're not.


  Commit: 66a0203502d2105c027b8494f6fd6d22cc9b6cfc
      https://github.com/llvm/llvm-project/commit/66a0203502d2105c027b8494f6fd6d22cc9b6cfc
  Author: Nikita Taranov <nikita.taranov at clickhouse.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libcxx/include/__hash_table
    A libcxx/test/std/containers/unord/unord.map/unord.map.cnstr/exceptions.pass.cpp

  Log Message:
  -----------
  [libc++] Fix exception safety of `__hash_table::__copy_construct` (avoid memory leak) (#201452)

Slightly easier to digest repro: https://godbolt.org/z/ejjs5br5f


  Commit: a983a3e76268b449dde64bc23edc8dab6d1d38de
      https://github.com/llvm/llvm-project/commit/a983a3e76268b449dde64bc23edc8dab6d1d38de
  Author: David Green <david.green at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
    M llvm/test/Analysis/CostModel/AArch64/sve-fixed-length.ll

  Log Message:
  -----------
  [AArch64] Return basic cost for Sub instructions. (#202561)

This mirrors the cost we return for Add, where the custom lowering
otherwise increases the base cost to 2.


  Commit: e7dcdf00efaac9d859f39347ab2e32e19914ab6b
      https://github.com/llvm/llvm-project/commit/e7dcdf00efaac9d859f39347ab2e32e19914ab6b
  Author: mbhade-amd <mbhade at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    A llvm/test/CodeGen/X86/reset-fpenv-mmo.ll

  Log Message:
  -----------
  [X86] LowerRESET_FPENV - use MOLoad for the constant-pool FLDENVm MMO (#201832)

LowerRESET_FPENV builds a MachineMemOperand with the MOStore flag and
attaches it to X86ISD::FLDENVm, which is mayLoad = 1. The direction
contradicts the SDNode, and SelectionDAGISel's memref filter (in
SelectCodeCommon) silently drops the MMO, leaving the final MachineInstr
without any memrefs - no miscompile, but no useful load-side metadata
either.

Sister path LowerGET_FPENV_MEM already flips MOStore -> MOLoad before
attaching its MMO to FLDENVm. Match that here so the MMO survives ISel.

Adds a MIR-trailer regression test asserting FLDENVm carries the
expected `:: (load (s224) from constant-pool, align 4)` memref.

This was found as part of @jlebar's X86 LLVM bug hunt / FuzzX effort:
https://github.com/SemiAnalysisAI/FuzzX/tree/master/x86 :
x86/bugs/014-resetfpenv-mmo-flagged-as-store-on-load

cc @jlebar


  Commit: dc352aa211095ddea1292fb99be867bd6ec5f65c
      https://github.com/llvm/llvm-project/commit/dc352aa211095ddea1292fb99be867bd6ec5f65c
  Author: Nikita Popov <npopov at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/IR/Value.cpp

  Log Message:
  -----------
  [IR] Avoid unnecessary canBeFreed() calls (NFC) (#202685)

Do not call canBeFreed() if the value can't ever be freed (e.g. for
globals) or if there are no known dereferenceable bytes. The check is
relatively expensive.

(The compile-time impact is only visible when enabling deref-at-point
semantics.)


  Commit: 2a3342ce298fde653769ab8ecde070078f865012
      https://github.com/llvm/llvm-project/commit/2a3342ce298fde653769ab8ecde070078f865012
  Author: Lang Hames <lhames at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M orc-rt/lib/executor/sps-ci/CallSPSCI.cpp
    M orc-rt/unittests/CallSPSCITest.cpp

  Log Message:
  -----------
  [orc-rt] Fix off-by-one error in d20eca15e88 (SPS CI for calls). (#202872)

The main-function shaped caller in d20eca15e88 had an off-by-one error
that I missed as I was looking at a stale build folder. This commit
fixes the error, and makes some changes to related unit test variable
names for consistency.


  Commit: 1dc53bacd24fb555dfd2ec030a5ee33f5db3fadf
      https://github.com/llvm/llvm-project/commit/1dc53bacd24fb555dfd2ec030a5ee33f5db3fadf
  Author: SiHuaN <liyongtai at iscas.ac.cn>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVMoveMerger.cpp
    M llvm/test/CodeGen/RISCV/rv32-move-merge.ll

  Log Message:
  -----------
  [RISCV][P-ext] Merge paired pli/plui in RISCVMoveMerger (#202566)

64-bit packed-splat constants are returned as i64, which SelectionDAG
splits into two i32 halves materialized as single-reg
pli.b/pli.h/plui.h. Merge matching pairs writing the two halves of a
GPRPair into the paired pli.db/pli.dh/plui.dh form.


  Commit: 2865ba749a8b7612b3b22fdb498b392e814c2e84
      https://github.com/llvm/llvm-project/commit/2865ba749a8b7612b3b22fdb498b392e814c2e84
  Author: David Green <david.green at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/Analysis/CostModel/AArch64/sve-arith-fp.ll

  Log Message:
  -----------
  [AArch64] Add SVE cost tests for fp128 vectors. NFC (#202874)


  Commit: 992f140ce80746282fae345abbc655e0db1afb42
      https://github.com/llvm/llvm-project/commit/992f140ce80746282fae345abbc655e0db1afb42
  Author: Ramkumar Ramachandra <artagnon at tenstorrent.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Analysis/InstructionSimplify.h
    M llvm/lib/Analysis/InstructionSimplify.cpp

  Log Message:
  -----------
  [InstSimplify] Expose simplifyIntrinsic (NFC) (#202577)

With the objective of using it in the constant-folder.


  Commit: 81967cfb4ca816c59a1c9719f4aa773730686310
      https://github.com/llvm/llvm-project/commit/81967cfb4ca816c59a1c9719f4aa773730686310
  Author: ritter-x2a <9519134+ritter-x2a at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/docs/AMDGPUUsage.rst

  Log Message:
  -----------
  [AMDGPU] Document that only naturally aligned atomics of up to 64 bits are supported by the AMDGPU backend (#200167)

We get an error from AtomicExpandPass if those constraints are not satisfied.
The 64-bit limit is set [here, in AMDGPUISelLowering.cpp](https://github.com/llvm/llvm-project/blob/5cac2751fb9cf3112d16717b278e40d07dd6cfdc/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp#L645).

This patch also introduces a new "Unsupported IR Constructs" section to the AMDGPUUsage doc, where we can document more such cases.


  Commit: daa49cfc2e01ff9df3400321ee308ec82b23ff34
      https://github.com/llvm/llvm-project/commit/daa49cfc2e01ff9df3400321ee308ec82b23ff34
  Author: Peiqi Li <voyager.lpq at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/bugprone/UseAfterMoveCheck.cpp
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/test/clang-tidy/checkers/bugprone/use-after-move.cpp

  Log Message:
  -----------
  [clang-tidy] Fix false positive in bugprone-use-after-move with std::forward on derived classes (#199905)

The `bugprone-use-after-move` check correctly identified partial moves
when using `std::move` by matching the `ImplicitCastExpr`
(DerivedToBase) as the parent of the call. However, when using
`std::forward<Base>`, the cast occurs inside the argument, causing the
matcher to miss the cast and falsely report a use-after-move.

This patch uses `traverse(TK_AsIs, expr(hasParent(...)))` on the first
argument to navigate bottom-up, reliably capturing the hidden
`ImplicitCastExpr`. This ensures both partial moves and forwards are
consistently recognized, eliminating the false positive.

Assisted by AI to check code.

Fixes #63202


  Commit: a424861be0f82ca8e05dd0ae3fb433805a1fec20
      https://github.com/llvm/llvm-project/commit/a424861be0f82ca8e05dd0ae3fb433805a1fec20
  Author: Balázs Benics <benicsbalazs at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Analysis/CallGraph.h
    M clang/lib/ScalableStaticAnalysisFramework/Analyses/CallGraph/CallGraphExtractor.cpp
    M clang/unittests/ScalableStaticAnalysisFramework/Analyses/CallGraph/CallGraphExtractorTest.cpp

  Log Message:
  -----------
  [clang][ssaf] CallGraph extractor should ignore objc callees for now (#202606)

Ignoring them is better than crashing/asserting on nullptr derefs.

Fixes: rdar://179104950


  Commit: 1dcb977d17611721e3b3b51b6557197c45762275
      https://github.com/llvm/llvm-project/commit/1dcb977d17611721e3b3b51b6557197c45762275
  Author: Robert Imschweiler <robert.imschweiler at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Basic/OpenMPKinds.h
    M clang/lib/CodeGen/CGOpenMPRuntime.cpp
    M clang/lib/CodeGen/CGStmtOpenMP.cpp
    M clang/test/OpenMP/target_teams_generic_loop_codegen.cpp

  Log Message:
  -----------
  [clang][OpenMP] Improve loop structure for distributed loops (pt 1: reductions) (#201670)

This is a part of a series of patches that rework OpenMP cross-team
reductions.

This patches wires the existing
`kmp_sched_distr_static_chunk_sched_static_chunkone` to be used by
CodeGen (this patch is restricted to reduction loops).

Example of the intended change of this patch:
```
target teams distribute parallel for reduction(+:s)
  for (i = 0; i < N; i++) s += a[i];
```

Before:
```
__kmpc_distribute_static_init(91)
for (team_lb = team*nthreads; team_lb < N; team_lb += nteams*nthreads) {
  __kmpc_for_static_init(33)
  for (iv = team_lb + tid; iv < team_lb + nthreads; iv += nthreads) {
    priv += a[iv];
  }
  __kmpc_nvptx_parallel_reduce_nowait_v2
}
__kmpc_nvptx_teams_reduce_nowait_v2
```

After:
```
__kmpc_for_static_init(93)
for (iv = team*nthreads + tid;
     iv < N;
     iv += nteams*nthreads) {
    priv += a[iv];
}
__kmpc_nvptx_parallel_reduce_nowait_v2
__kmpc_nvptx_teams_reduce_nowait_v2
```

Performance:
All performance tests can be reproduced with
https://github.com/ro-i/xteam-test @ commit
6025e5afc14dd6e65ee2658e5001c16e9b9245ff. To reproduce, simply create a
`local.mk` file in the cloned directory with a suitable `OFFLOAD_ARCH`
for your machine and `CXX_trunk` + `CXX_trunk_cg` set to the paths of
the clang++ binaries for llvm/main and this patch. (llvm/main should
best be at the commit that is currently the base for this PR. At the
moment, this is 69f7aeb52e71ebb7d264bc9e613bc4bc90cb0c47). Then, run
`make trunk trunk_cg` to build the benchmark binaries for 208 and 10400
teams. Run them with `./run_bench.sh -rq -n10 red_trunk_208
red_trunk_cg_208 red_trunk_10400 red_trunk_cg_10400` to get the avg
performance numbers over 10 rounds. This tests multiple reduction
workloads, including reductions that run in the Generic-SPMD mode, with
208 teams and with 10400 teams, both à 512 threads, and with a reduction
array size of 177,777,777. I tested on a gfx942 and found the following
numbers showing the performance of this patch relative to the baseline:

```
red_comb_sep_arr_32    double   change for 208 teams:    +0.01%   change for 10400 teams:    +5.53%
red_sum_arr_32         double   change for 208 teams:  +570.47%   change for 10400 teams:    -2.23%
red_comb               double   change for 208 teams:  +350.30%   change for 10400 teams:    +0.72%
red_comb_sep           double   change for 208 teams:    +4.82%   change for 10400 teams:    +2.18%
red_dot                double   change for 208 teams:  +202.45%   change for 10400 teams:    +3.48%
red_indirect           double   change for 208 teams:  +239.33%   change for 10400 teams:    +4.63%
red_kernel_part        double   change for 208 teams:    +3.30%   change for 10400 teams:    +3.43%
red_max                double   change for 208 teams:  +273.46%   change for 10400 teams:    +5.12%
red_mult               double   change for 208 teams:  +239.50%   change for 10400 teams:    +5.23%
red_sum                double   change for 208 teams:  +239.47%   change for 10400 teams:    +5.15%
red_pi                 double   change for 208 teams:   +90.06%   change for 10400 teams:   +78.67%
red_comb_sep_arr_32    uint     change for 208 teams:    -0.16%   change for 10400 teams:   +26.98%
red_sum_arr_32         uint     change for 208 teams:  +139.64%   change for 10400 teams:   -14.55%
red_dot                uint     change for 208 teams:  +202.92%   change for 10400 teams:    +5.11%
red_max                uint     change for 208 teams:  +221.41%   change for 10400 teams:    +6.54%
red_sum                uint     change for 208 teams:  +220.83%   change for 10400 teams:    +7.80%
red_comb_sep_arr_32    ulong    change for 208 teams:    -0.19%   change for 10400 teams:    +5.80%
red_sum_arr_32         ulong    change for 208 teams:  +523.98%   change for 10400 teams:    -3.17%
red_dot                ulong    change for 208 teams:  +232.14%   change for 10400 teams:    +3.57%
red_max                ulong    change for 208 teams:  +279.87%   change for 10400 teams:    +6.17%
red_sum                ulong    change for 208 teams:  +261.54%   change for 10400 teams:    +5.72%
red_comb_sep_arr_32    Value    change for 208 teams:    +0.22%   change for 10400 teams:    +0.04%
red_sum_arr_32         Value    change for 208 teams:  +423.38%   change for 10400 teams:    +9.08%
red_dot                Value    change for 208 teams:  +153.87%   change for 10400 teams:    -2.62%
red_max                Value    change for 208 teams: +1097.62%   change for 10400 teams:  +261.16%
red_sum                Value    change for 208 teams:  +358.88%   change for 10400 teams:   +21.44%
```

Claude assisted with this patch.


  Commit: 8da9d925ac73becc1733c6733ffabc2020131912
      https://github.com/llvm/llvm-project/commit/8da9d925ac73becc1733c6733ffabc2020131912
  Author: jeanPerier <jperier at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Interfaces/MemorySlotInterfaces.td
    M mlir/lib/Transforms/Mem2Reg.cpp
    M mlir/test/Dialect/LLVMIR/mem2reg-dbginfo.mlir
    M mlir/test/Transforms/mem2reg.mlir
    M mlir/test/lib/Dialect/Test/TestOpDefs.cpp
    M mlir/test/lib/Dialect/Test/TestOps.td

  Log Message:
  -----------
  [mlir][mem2reg] fix 197158 by moving visitReplacedValues call (#198552)

Fix #197158 and #200844 by moving the `visitReplacedValues` calls
between `promoteInRegion` and `removeBlockingUses` , as well as setting
the insertion point before the replaced store operation before calling
the `PromotableMemOpInterface::getStored` API (instead of setting the
insertion point after).

The action order change is done at the top level. The `promoteInRegion`
are done for all regions in post order, then the `visitReplacedValues`
are done for all regions, and then only the `removeBlockingUses` are
done for all regions in post order. This ensures that any load results
that would happen to be used in a later stored is not deleted by
`removeBlockingUses` before it is used by `visitReplacedValues`.

The insertion point change ensures that the stored values passed to
`visitReplacedValues` dominate the related store operations. Otherwise,
typical `visitReplacedValues` that set insertion points at the store
operation and use the stored values generated invalid IR when
`getStored` generates new IR (like bitcasts for the LLVM dialect
implementation).


  Commit: be1f53f568394ee7c1976a9a5785c8127dbcdf39
      https://github.com/llvm/llvm-project/commit/be1f53f568394ee7c1976a9a5785c8127dbcdf39
  Author: Timm Baeder <tbaeder at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/AST/ByteCode/Compiler.cpp
    M clang/lib/AST/ByteCode/Interp.cpp
    M clang/lib/AST/ByteCode/Interp.h
    M clang/lib/AST/ByteCode/MemberPointer.h
    M clang/lib/AST/ByteCode/Opcodes.td
    M clang/lib/AST/ByteCode/Pointer.cpp
    M clang/lib/AST/ByteCode/Pointer.h

  Log Message:
  -----------
  [clang][bytecode] Save a `Type*` in integral pointers instead of a descriptor (#202835)

This way we don't need to allocate a descriptor via the `Program`, which
is for global data.


  Commit: e1110dabc49d10c9353d6af7555c56f55fb0cca8
      https://github.com/llvm/llvm-project/commit/e1110dabc49d10c9353d6af7555c56f55fb0cca8
  Author: agozillon <Andrew.Gozillon at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/include/flang/Semantics/openmp-utils.h
    M flang/lib/Semantics/check-omp-structure.cpp
    M flang/lib/Semantics/check-omp-structure.h
    M flang/lib/Semantics/openmp-utils.cpp
    A flang/test/Semantics/OpenMP/target-enter-data-temp-descriptor-omp61.f90
    A flang/test/Semantics/OpenMP/target-enter-data-temp-descriptor.f90

  Log Message:
  -----------
  [Flang][OpenMP][Sema] Add OpenMP warning when mapping local descriptors to device on enter without a corresponding exit (#201060)

This PR aims to add a new warning to Flang that will emit when a user
tries to map a local/temporary descriptor to device on an enter
directive without also applying it to a corresponding exit directive.
This problem can cause some pretty unique and difficult to track down
errors in programs as it can result in a user unintentionally locking
into place a stack allocated descriptor that has fallen out of scope,
which can result in a later clash with another stack allocated variable
that's being mapped and just happens to reside in the old descriptor
address range.

So this PR attempts to warn about this problem to prevent users doing
so, it's of note that we handle some of these cases in our
MapInfoFinalization pass, but I believe we should still include these
cases for portability reasons and incase we ever backtrack on our
decision to silently support some of these cases.

Made this warning as it was a suggestion from Michael Klemm and seemed
like a good PR to add to guide users to avoid this pattern (as it
unfortunately seems to be a common one that pops up). I'll perhaps look
into an optimization pass that tries to resolve some of these cases
silently in the future, but this will have to do in the meantime.


  Commit: e65b4e7fa233fd15fb1e84a66329b8936a594b2d
      https://github.com/llvm/llvm-project/commit/e65b4e7fa233fd15fb1e84a66329b8936a594b2d
  Author: flovent <flbven at protonmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/readability/DeleteNullPointerCheck.cpp
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/test/clang-tidy/checkers/readability/delete-null-pointer.cpp

  Log Message:
  -----------
  [clang-tidy] Avoid invalid fixes in `readability-delete-null-pointer` (#202488)

Only provide warnings (not fixits) when `IfStmt` has condition variable
or initializer.

Note that i didn't provide fixit for the situation that conditon
variable is different with the pointer variable being cast to bool
because i think this is rare. (the third newly added testcase)

Closes #202312.

---------

Co-authored-by: Zeyi Xu <zeyi2 at nekoarch.cc>


  Commit: 6f2726dc2c03aa78532d60746cdfdff069033cc6
      https://github.com/llvm/llvm-project/commit/6f2726dc2c03aa78532d60746cdfdff069033cc6
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libcxx/include/__type_traits/rank.h

  Log Message:
  -----------
  [libc++] Assume that __array_rank is provided by the compiler (#202511)

All compilers we support have `__array_rank`, so we can remove the
preprocessor branch for supporting compilers which don't provide it.


  Commit: 389e924ac7df45d34b613a46d24940abcfeb879d
      https://github.com/llvm/llvm-project/commit/389e924ac7df45d34b613a46d24940abcfeb879d
  Author: Nikita Popov <npopov at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Analysis/Loads.h
    M llvm/lib/Analysis/Loads.cpp
    M llvm/lib/Transforms/Scalar/LICM.cpp
    M llvm/lib/Transforms/Utils/SimplifyCFG.cpp
    M llvm/test/Transforms/LICM/scalar-promote.ll
    M llvm/test/Transforms/SimplifyCFG/speculate-store.ll

  Log Message:
  -----------
  [LICM][SimplifyCFG] Ignore frees for writable dereferenceability check (#202589)

Both of these places only explicitly check for dereferenceability
because this is required for the `writable` attribute. Actual
dereferenceability has already been established at this point, e.g.
based on a prior access. As such, we can ignore frees here. We only care
that the argument has an appropriately sized `dereferenceable`
attribute.


  Commit: caa0f0395f4fb95f1d51cd5fdddfe6fcdef038e9
      https://github.com/llvm/llvm-project/commit/caa0f0395f4fb95f1d51cd5fdddfe6fcdef038e9
  Author: Nikita Popov <npopov at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LICM.cpp

  Log Message:
  -----------
  [LICM] Fix typo in variable name (NFC) (#202889)


  Commit: 1a09ed10e5c417b5e71f893e63a21498216dd258
      https://github.com/llvm/llvm-project/commit/1a09ed10e5c417b5e71f893e63a21498216dd258
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp
    M llvm/test/Transforms/LoopVectorize/VPlan/predicator.ll

  Log Message:
  -----------
  [VPlan] Insert VPBlendRecipes in post order. NFC (#201782)

#201783 wants to optimize blend masks by peeking through the contents of
other phi nodes. Currently we eagerly convert phis to blends in reverse
post order, so switch it to post order so that phis at the bottom can
see the phis in their uses.


  Commit: 93e03fc2666e10b4e32091bc27d35709f49c9443
      https://github.com/llvm/llvm-project/commit/93e03fc2666e10b4e32091bc27d35709f49c9443
  Author: Simon Tatham <simon.tatham at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M compiler-rt/lib/builtins/CMakeLists.txt
    A compiler-rt/lib/builtins/arm/floatdidf.S
    A compiler-rt/lib/builtins/arm/floatdisf.S
    A compiler-rt/lib/builtins/arm/floatsidf.S
    A compiler-rt/lib/builtins/arm/floatsisf.S
    A compiler-rt/lib/builtins/arm/floatundidf.S
    A compiler-rt/lib/builtins/arm/floatunsidf.S
    A compiler-rt/lib/builtins/arm/floatunsisf.S
    A compiler-rt/test/builtins/Unit/floatdidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatdisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatsidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatsisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatundidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatundisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatunsidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatunsisfnew_test.c

  Log Message:
  -----------
  [compiler-rt][ARM] Optimized integer -> FP conversions (#179928)

This commit adds a total of 8 new functions, all converting an integer
to a floating-point number, varying in 3 independent choices:

* input integer size (32-bit or 64-bit)
* input integer type (signed or unsigned)
* output float format (32-bit or 64-bit)

The two conversions of 64-bit integer to 32-bit float live in the same
source file, to save code size, since that conversion is one of the more
complicated ones and the two functions can share most of their code,
with only a few instructions differing at the start to handle negative
numbers (or not).


  Commit: 851919b9c4e4e9a32b86b4a79853dcb58cbea7be
      https://github.com/llvm/llvm-project/commit/851919b9c4e4e9a32b86b4a79853dcb58cbea7be
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Target/SPIRV/Serialization/Serializer.cpp
    M mlir/test/Target/SPIRV/struct.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Serialize BufferBlock struct decoration (#202870)

Add BufferBlock to the no-operand decoration switch


  Commit: d602a9343a0e5db98548e360370cebb02bfd421c
      https://github.com/llvm/llvm-project/commit/d602a9343a0e5db98548e360370cebb02bfd421c
  Author: Louis Dionne <ldionne.2 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libcxx/include/__configuration/availability.h
    M libcxx/test/std/strings/basic.string/string.capacity/over_max_size.pass.cpp
    M libcxx/utils/libcxx/test/features/availability.py
    M libcxxabi/test/test_demangle.pass.cpp

  Log Message:
  -----------
  [libc++] Fill in Apple availability for LLVM 21 (#202347)

macOS 26.4 and aligned platforms have been released and they are roughly
synchronized to libc++ 21. As a drive-by, also add missing versions for
previous releases.

This also allows reverting #199682 which moved an XFAIL to UNSUPPORTED
to silence CI failures temporarily.


  Commit: 1e0a4c7a9154e46ef52a7c5b0ddbca69fbdcfacd
      https://github.com/llvm/llvm-project/commit/1e0a4c7a9154e46ef52a7c5b0ddbca69fbdcfacd
  Author: Gil Rapaport <gil.rapaport at mobileye.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Conversion/ConvertToEmitC/ConvertToEmitCPatternInterface.td
    M mlir/include/mlir/Conversion/ConvertToEmitC/ToEmitCInterface.h
    M mlir/include/mlir/Conversion/FuncToEmitC/FuncToEmitC.h
    M mlir/include/mlir/Conversion/Passes.td
    M mlir/lib/Conversion/ArithToEmitC/ArithToEmitC.cpp
    M mlir/lib/Conversion/ConvertToEmitC/ConvertToEmitCPass.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitC.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitCPass.cpp
    M mlir/lib/Conversion/MemRefToEmitC/MemRefToEmitC.cpp
    M mlir/lib/Conversion/SCFToEmitC/SCFToEmitC.cpp
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc-failed.mlir
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc.mlir
    M mlir/test/Target/Cpp/func.mlir

  Log Message:
  -----------
  [mlir][emitc] Lower multiple results as a struct (#200659)

Previously, func-to-emitc lowering rejected func.{func,call,return} with
more than one result/operand. Such ops are directly handled by the
translator which emits an `std::tuple` packing ther results, but is only
relevant for C++ users. This patch lifts that restriction by packing
multiple return values into an automatically-generated struct, e.g. for
a function returning (i32, i32):

     emitc.class struct @return_i32_i32 {
       emitc.field @field0 : i32
       emitc.field @field1 : i32
     }

On return, the operands are packed into a local struct variable which is
then loaded and returned. On call sites, the struct is stored in a local
variable, and each field is extracted to recreate the individual SSA
values of the original results. As with single-result functions,
`emitc.array` return types are not supported.

If a class with that name already exists, it is verified to have exactly
the expected fields with the correct types and no methods. Two functions
with the same return type tuple share a single class definition.

Backward compatibility is maintained by a new lower-to-cpp option which
defaults to `true` (unlike the same flag in memref-to-emitc), in which case
func-to-emitc continues to bail out on multi-return functions.

Assisted-by: Copilot


  Commit: 2b201d89bab6d0f4f3c017ed3ab358500c1d8960
      https://github.com/llvm/llvm-project/commit/2b201d89bab6d0f4f3c017ed3ab358500c1d8960
  Author: Andrei Safronov <andrei.safronov at espressif.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/Xtensa/MCTargetDesc/XtensaTargetStreamer.cpp
    A llvm/test/CodeGen/Xtensa/literal.ll

  Log Message:
  -----------
  [Xtensa] Fix literal section emit for ConstantPool entries. (#200132)

Fix literal section switching in XtensaTargetStreamer.
 https://github.com/llvm/llvm-project/issues/190204


  Commit: 14229de6dfe069ff781b47d3757854f561d79f59
      https://github.com/llvm/llvm-project/commit/14229de6dfe069ff781b47d3757854f561d79f59
  Author: Folkert de Vries <folkert at folkertdev.nl>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/Mips/MipsSEISelLowering.cpp
    M llvm/lib/Target/Mips/MipsSEISelLowering.h
    M llvm/test/CodeGen/Mips/msa/f16-llvm-ir.ll

  Log Message:
  -----------
  [MIPS] int <-> `half` conversions with `+msa` (#201897)

Currently these conversions hit an instruction selection failure
https://godbolt.org/z/5YK4T71Wf. The backend marks most operations on
`f16` as `Promote`, but these conversions were (I assume) forgotten.

I've modeled this based on the implementation for s390x, because like
MIPS the `f16` type is storage-only there: you can pass it around etc.
but actual operations are done via promotion to `f32` or `f64`.


https://github.com/llvm/llvm-project/blob/a4e48b5d1a5dc7af00c4adb4076145afd9846739/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp#L7027-L7091


  Commit: 0a45515e9e386233970b56b34a65d7442ac37e5f
      https://github.com/llvm/llvm-project/commit/0a45515e9e386233970b56b34a65d7442ac37e5f
  Author: Mel Chen <mel.chen at sifive.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Analysis/VectorUtils.cpp
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp

  Log Message:
  -----------
  [VPlan][NFC] Simplify reverse access pattern detection in EVL vectorization (#199510)

This PR demonstrates how to decouple the transformation of reverse
accesses during `VPlanTransforms::optimizeEVLMasks` from the reverse
operations of load results or stored values. First, `optimizeEVLMask`
transforms:
```
vptr = vec_end_ptr (ptr, VF)
res = masked.load(vptr, vector.reverse(mask))
-->
vptr = vec_end_ptr (ptr, evl)
load = vp.load(vptr, vp.reverse(mask_w/o_header_mask), evl)
res = splice.left(poison, load, evl)
```
```
vptr = vec_end_ptr (ptr, VF)
masked.store(stored_val, vptr, vector.reverse(mask))
-->
vptr = vec_end_ptr (ptr, evl)
splice = splice.right(store_val, poison, evl)
vp.store(splice, vp.reverse(mask_w/o_header_mask), evl)
```
To maintain cost model consistency, `optimizeEVLMasks` introduces the
following simplification rules to fold splice and vector.reverse to
vp.reverse.
```
vector.reverse(splice.left(poison, v, evl))
-->
vp.reverse(v, true, evl)

splice.right(vector.reverse(v), poison, evl)
-->
vp.reverse(v, true, evl)
```
As a result, the permutations elimination can now take place directly
before the EVL lowering. However, a side effect is that we might
subsequently need to clean up redundant splices after EVL lowering.


  Commit: dce55a9f6cfce57e922e0e8f4583da781628e234
      https://github.com/llvm/llvm-project/commit/dce55a9f6cfce57e922e0e8f4583da781628e234
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Transforms/Utils/AssumeBundleBuilder.h
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
    M llvm/lib/Transforms/Utils/AssumeBundleBuilder.cpp
    M llvm/test/Transforms/InstCombine/assume.ll

  Log Message:
  -----------
  [InstCombine] Remove knowledge retention folding (#202890)

The knowledge retention API for simplifying assumes isn't that useful
anymore, since most simplifications done by it are now done
unconditionally directly in InstCombine. It's also known to miscompoile
multiple patterns.


  Commit: b000f9032911f32c0e68e373e083ccc90aae0005
      https://github.com/llvm/llvm-project/commit/b000f9032911f32c0e68e373e083ccc90aae0005
  Author: SiHuaN <liyongtai at iscas.ac.cn>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Headers/CMakeLists.txt
    A clang/lib/Headers/riscv_packed_simd.h
    A clang/test/CodeGen/RISCV/rvp-intrinsics.c
    A cross-project-tests/intrinsic-header-tests/riscv_packed_simd.c

  Log Message:
  -----------
  [RISCV] Add riscv_packed_simd.h for P extension intrinsics (#181115)

Add `riscv_packed_simd.h` with initial RISC-V P extension intrinsics, covering:

- Packed Splat
- Packed Addition and Subtraction
- Packed Addition with Scalar
- Packed Saturating Addition and Subtraction
- Packed Shift-Add
- Packed Minimum and Maximum
- Packed Shifts
- Packed Logical Operations

The intrinsics are implemented as thin wrappers over standard C operators
and existing generic builtins (`__builtin_elementwise_add_sat` etc.), letting
the RISC-V backend lower the resulting `<N x iN>` IR to P-ext instructions.
No new clang builtins or `llvm.riscv.*` intrinsics are introduced.

Spec: https://github.com/riscv/riscv-p-spec/blob/master/P-ext-intrinsics.adoc


  Commit: 7087ea37449027cc4c73a375b542cdc397c4474b
      https://github.com/llvm/llvm-project/commit/7087ea37449027cc4c73a375b542cdc397c4474b
  Author: Tim Besard <tim.besard at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp
    A llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_relaxed_printf_string_address_space/multi-function-printf.ll

  Log Message:
  -----------
  [SPIR-V] Look up printf format string type in the correct function (#201523)

addPrintfRequirements() resolved the SPIR-V type of the format string
operand via getSPIRVTypeForVReg() without passing the instruction's
parent MachineFunction, so the lookup defaulted to the registry's CurMF:
whichever function happened to be processed last. Virtual register
numbers are only unique within a function, so in multi-function modules
the check could inspect an unrelated function's type, misreading its
second operand as the format string's storage class (an OpTypeInt's
width immediate, in the added test). For a format string in the constant
address space this spuriously triggered the fatal
"SPV_EXT_relaxed_printf_string_address_space is required" error, or
silently added the unnecessary extension when it was available;
conversely, the requirement could be silently omitted when the colliding
vreg had no recorded type.

Co-authored-by: Claude Opus 4.8 (1M context) <noreply at anthropic.com>


  Commit: ee28f5d4a3ed32c2759516983f66988e31ea1824
      https://github.com/llvm/llvm-project/commit/ee28f5d4a3ed32c2759516983f66988e31ea1824
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libcxx/include/__utility/is_pointer_in_range.h

  Log Message:
  -----------
  [libc++] Make __is_less_than_compatable a variable template (#202525)

This makes the code a bit more readable and improves compile times a
bit, since variable templates are faster to instantiate than class
templates.


  Commit: d8388a15b33e67fd297a47a0e6ee80c3a5cd947a
      https://github.com/llvm/llvm-project/commit/d8388a15b33e67fd297a47a0e6ee80c3a5cd947a
  Author: Benjamin Maxwell <benjamin.maxwell at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
    A llvm/test/CodeGen/AArch64/predicate-as-counter-phi.ll

  Log Message:
  -----------
  [AArch64] Use PNR rather than PPR register class for aarch64svcount (#202394)

While predicates and predicate-as-counter both use the same underlying
registers, within LLVM they use different register classes (PPR vs PNR).
Mapping aarch64svcount to the PPRRegClass results in some unnecessary
cross register class copies around PHIs, which results in some
unnecessary moves.


  Commit: a4c8e3dd883cbaa61c75fef25bf496bb3bd3350a
      https://github.com/llvm/llvm-project/commit/a4c8e3dd883cbaa61c75fef25bf496bb3bd3350a
  Author: David Spickett <david.spickett at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/docs/resources/lldbplatformpackets.md
    M lldb/docs/resources/overview.md

  Log Message:
  -----------
  [lldb][docs] Document what a Platform is (#202332)

Fixes #201875.

In #201875 a user was understandably confused what a platform even is,
and I had never had to explain it from the conceptual point of view
either.

So I wrote a long explanation
(https://github.com/llvm/llvm-project/issues/201875#issuecomment-4634087717)
specific to what they were trying to do. I don't think we need all that
in the docs and we don't have a great place for it anyway.

My alternative is:
* A high level explanation in the overview, to say what a platform does.
* A link from there to https://lldb.llvm.org/use/remote.html which has a
practical example of using one.
* A note in the platform extensions doc that our platform mode is not
related to gdb's extended remote.

It should be possible to locate all that from website search, and
failing that, lldb experts will be able to find it and link to it in
future discussions.


  Commit: 78d49002ce6595237f7702999c8f30b00d7a4302
      https://github.com/llvm/llvm-project/commit/78d49002ce6595237f7702999c8f30b00d7a4302
  Author: anjenner <161845516+anjenner at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    A llvm/test/CodeGen/AMDGPU/GlobalISel/fceil.ll
    A llvm/test/CodeGen/AMDGPU/GlobalISel/ffloor.ll
    A llvm/test/CodeGen/AMDGPU/GlobalISel/intrinsic-trunc.ll
    M llvm/test/CodeGen/AMDGPU/fptosi-sat-scalar.ll
    M llvm/test/CodeGen/AMDGPU/fptoui-sat-scalar.ll
    M llvm/test/CodeGen/AMDGPU/scalar-float-sop1.ll

  Log Message:
  -----------
  AMDGPU/GlobalISel: Implement RegBankLegalize rules for SALUFloat variants of G_INTRINSIC_TRUNC, G_FFLOOR and  G_FCEIL. (#187679)

As requested on PR #179954.


  Commit: 40457f351f1dd9edda9679a6c63b48c7c73dcb4c
      https://github.com/llvm/llvm-project/commit/40457f351f1dd9edda9679a6c63b48c7c73dcb4c
  Author: Balázs Benics <benicsbalazs at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/StaticAnalyzer/Checkers/BlockInCriticalSectionChecker.cpp
    M llvm/include/llvm/ADT/ImmutableList.h
    M llvm/unittests/ADT/ImmutableListTest.cpp

  Log Message:
  -----------
  [llvm][ADT] Make ImmutableList conform the fwd iterator concept (#202580)

We missed post increment and a couple of typedefs. This would enable
llvm algorithms like filter_range, etc.


  Commit: 51fb7eee9f460c22fe898ea5defcca94290109bb
      https://github.com/llvm/llvm-project/commit/51fb7eee9f460c22fe898ea5defcca94290109bb
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/SPIRV/SPIRVCommandLine.cpp

  Log Message:
  -----------
  [SPIR-V] Remove duplicate SPV_INTEL_int4 extension map entry (#202871)


  Commit: 0345e7d8edb268dc9318f439cb50bbaff399067a
      https://github.com/llvm/llvm-project/commit/0345e7d8edb268dc9318f439cb50bbaff399067a
  Author: Aaditya <115080342+easyonaadit at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/AMDGPU/SIISelLowering.cpp
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.max.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.min.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umax.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umin.ll

  Log Message:
  -----------
  [AMDGPU] Support Wave Reduction for i16 types - 1 (#194808)

Supported Ops: `min`, `umin`, `max`, `umax`.
16-bit wave reduce ops are promoted to 32-bit
operations before ISEL. From there they use the
existing implementations for 32-bit reductions.

Assisted by - Claude-sonnet:4.6


  Commit: ac0f0407a8b37c7c22ae4b7a0e32ef7df078b1b7
      https://github.com/llvm/llvm-project/commit/ac0f0407a8b37c7c22ae4b7a0e32ef7df078b1b7
  Author: Lang Hames <lhames at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M orc-rt/include/orc-rt/NativeDylibManager.h
    M orc-rt/lib/executor/NativeDylibManager.cpp
    M orc-rt/lib/executor/Unix/NativeDylibAPIs.inc
    M orc-rt/unittests/NativeDylibManagerSPSCITest.cpp
    M orc-rt/unittests/NativeDylibManagerTest.cpp

  Log Message:
  -----------
  [orc-rt] Treat empty path as "process symbols" in NativeDylibManager. (#202905)

NativeDylibManager::load now handles an empty path by returning the
process's global lookup handle (RTLD_DEFAULT on POSIX) directly,
bypassing dlopen and the shutdown-time dlclose registration. This
matches the behavior of OrcTargetProcess's SimpleExecutorDylibManager.


  Commit: e6a70ac8858998edde9c7bdd243ec9d169ae9e45
      https://github.com/llvm/llvm-project/commit/e6a70ac8858998edde9c7bdd243ec9d169ae9e45
  Author: Gil Rapaport <gil.rapaport at mobileye.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Conversion/ConvertToEmitC/ConvertToEmitCPatternInterface.td
    M mlir/include/mlir/Conversion/ConvertToEmitC/ToEmitCInterface.h
    M mlir/include/mlir/Conversion/FuncToEmitC/FuncToEmitC.h
    M mlir/include/mlir/Conversion/Passes.td
    M mlir/lib/Conversion/ArithToEmitC/ArithToEmitC.cpp
    M mlir/lib/Conversion/ConvertToEmitC/ConvertToEmitCPass.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitC.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitCPass.cpp
    M mlir/lib/Conversion/MemRefToEmitC/MemRefToEmitC.cpp
    M mlir/lib/Conversion/SCFToEmitC/SCFToEmitC.cpp
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc-failed.mlir
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc.mlir
    M mlir/test/Target/Cpp/func.mlir

  Log Message:
  -----------
  Revert "[mlir][emitc] Lower multiple results as a struct (#200659)" (#202911)

This reverts commit 1e0a4c7a9154e46ef52a7c5b0ddbca69fbdcfacd.

Failed buildbot:
https://lab.llvm.org/buildbot/#/builders/116/builds/29302


  Commit: 651afa86119fd138488490862d1418eb40a43473
      https://github.com/llvm/llvm-project/commit/651afa86119fd138488490862d1418eb40a43473
  Author: Peter Smith <peter.smith at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lld/ELF/Relocations.cpp
    A lld/test/ELF/aarch64-thunk-bti-overlay-reuse.s
    A lld/test/ELF/arm-thunk-overlay-reuse.s

  Log Message:
  -----------
  [LLD][ELF] Do not reuse thunks in OVERLAYs (#200415)

We cannot guarantee that a thunk in an OVERLAY will be in memory at the
same time as the caller if the caller is not in the same output section.
It is safe for a caller in an OVERLAY to reuse a thunk in a non-OVERLAY
section as we know that will be in memory. Thunks that are placed
before their target, are alternative entry points and can also be reused.

Resurrect the isThunkSectionCompatible function that was recently
removed as it served a similar purpose for thunks in different
partitions.

Potentially fixes #199966 which mentions a similar problem for sections
assigned to TCM (Tightly Coupled Memory). It should be possible to model
a TCM as an OVERLAY. If not then there may need to be a command-line
option to inhibit thunk sharing across output sections.


  Commit: 322f5d0e2d082f1115c28e66d477aafc2c5e47f9
      https://github.com/llvm/llvm-project/commit/322f5d0e2d082f1115c28e66d477aafc2c5e47f9
  Author: Aaditya <115080342+easyonaadit at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/AMDGPU/SIISelLowering.cpp
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.add.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.sub.ll

  Log Message:
  -----------
  [AMDGPU] Support Wave Reduction for i16 types - 2 (#194810)

Supported Ops: `add`, `sub`.


  Commit: b7c9fd965dbd24189e3b757e8f74eea985d1edc5
      https://github.com/llvm/llvm-project/commit/b7c9fd965dbd24189e3b757e8f74eea985d1edc5
  Author: Aaditya <115080342+easyonaadit at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/AMDGPU/SIISelLowering.cpp
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.and.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.or.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.xor.ll

  Log Message:
  -----------
  [AMDGPU] Support Wave Reduction for i16 types - 3 (#194812)

Supported Ops: `and`, `or`, `xor`.


  Commit: f7bfc6c256e6a0937cfae569c1bbaaea4ca60d5b
      https://github.com/llvm/llvm-project/commit/f7bfc6c256e6a0937cfae569c1bbaaea4ca60d5b
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp

  Log Message:
  -----------
  [InstCombine][NFC] Drop ignore bundles when iterating the bundles (#202903)


  Commit: ce811aacef9a35c0765aa39381340993459fbd33
      https://github.com/llvm/llvm-project/commit/ce811aacef9a35c0765aa39381340993459fbd33
  Author: Simon Pilgrim <llvm-dev at redking.me.uk>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/CodeGen/X86/pr53842.ll

  Log Message:
  -----------
  [X86] pr53842.ll - add test coverage for ICMP_SGT/SLT cases (#202906)


  Commit: 690b0b0c63125aaf6b517df9d528789bb8c9c08a
      https://github.com/llvm/llvm-project/commit/690b0b0c63125aaf6b517df9d528789bb8c9c08a
  Author: David Sherwood <david.sherwood at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlan.h
    M llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
    M llvm/test/Transforms/LoopVectorize/RISCV/force-vect-msg.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/gather-scatter-cost.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/tail-folding-gather-scatter.ll
    M llvm/test/Transforms/LoopVectorize/cast-costs.ll
    M llvm/test/Transforms/LoopVectorize/vscale-cost.ll

  Log Message:
  -----------
  [LV] Add initial costs for VPInstructionWithType::computeCost (#198291)

I noticed this was previously always returning a cost of 0
due to fear of triggering the (now deleted) legacy/vplan
cost model assert. Since the assert has now been removed
this should be safe to implement properly. I haven't
filled in the costs for all types yet, since there is
currently no way to expose those code paths. I suspect
for things like VPInstruction::StepVector the recipe is
always in the vector preheader and we never ask for its
cost.


  Commit: c2112e925e99d93dff671e2254e3e999dccf25dd
      https://github.com/llvm/llvm-project/commit/c2112e925e99d93dff671e2254e3e999dccf25dd
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/packages/Python/lldbsuite/test/make/Makefile.rules

  Log Message:
  -----------
  [lldb][Windows] Fix ECHO_TO_FILE/ECHO_APPEND_FILE (#202612)

The Windows recipes for these macros were `printf "%s\n" $(1)`. The
callers wrap content in single quotes (for the POSIX printf), but the
test recipes run under `cmd.exe` on Windows, which keeps the single
quotes literal and word-splits on spaces, and the bundled `printf`
additionally mangles backslashes and spaces. The result is garbage
generated files (e.g. a modulemap whose first line is `'module`, or a
truncated SDK path from a "Program Files" directory).

Write the file with cmd's `echo` after stripping the callers' single
quotes. `echo` runs in the recipe shell, so unlike GNU make's `$(file
...)` it still works after a preceding `MKDIR_P` in the same recipe.

rdar://179218545


  Commit: d4445f38fbf35ff11dfeb7870aae5dff2a9baecd
      https://github.com/llvm/llvm-project/commit/d4445f38fbf35ff11dfeb7870aae5dff2a9baecd
  Author: Felipe de Azevedo Piovezan <fpiovezan at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/ObjCLanguageRuntime.h

  Log Message:
  -----------
  [lldb][NFC] Use unique ptr in AppleObjCRuntime::GetMetaclass (#202893)

These methods have no reason to return a shared pointer.


  Commit: 84285e4b27c7a286e864823904dc4a67aa09cca5
      https://github.com/llvm/llvm-project/commit/84285e4b27c7a286e864823904dc4a67aa09cca5
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Process/Windows/Common/DebuggerThread.cpp
    M lldb/source/Plugins/Process/Windows/Common/DebuggerThread.h

  Log Message:
  -----------
  [NFC][lldb][Windows] Clean up DebuggerThread (#202719)

- Fix typos in a llvm_unreachable string and a local variable name.
- Replace a C-style downcast to HostProcessWindows with static_cast.
- Drop redundant braces around a single-statement if and add the
namespace-closer comment in the header.


  Commit: d1f15d05f73a6f9edbc678055c35ac0232a0f837
      https://github.com/llvm/llvm-project/commit/d1f15d05f73a6f9edbc678055c35ac0232a0f837
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Process/Windows/Common/NativeThreadWindows.cpp

  Log Message:
  -----------
  [NFC][lldb][Windows] Clean up NativeThreadWindows (#202723)

- Drop unused #includes lldb/Target/Process.h and lldb/lldb-forward.h.
- Inline the one-shot NativeProcessProtocol& local in DoResume and
modernize GetStopReason's stale legacy log->Printf idiom to LLDB_LOGF.


  Commit: 284681ed94060d41cab926ea2b82de309d43c1f8
      https://github.com/llvm/llvm-project/commit/284681ed94060d41cab926ea2b82de309d43c1f8
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Process/Windows/Common/TargetThreadWindows.cpp
    M lldb/source/Plugins/Process/Windows/Common/TargetThreadWindows.h

  Log Message:
  -----------
  [NFC][lldb][Windows] Clean up TargetThreadWindows (#202722)

- Drop dead `//#include "ForwardDecl.h"` and stale `class HostThread;`
forward declaration.
- Remove redundant `m_thread_reg_ctx_sp()` default-init in the
constructor initializer list.


  Commit: e518b414496154af21569ceadd14bd473d22110b
      https://github.com/llvm/llvm-project/commit/e518b414496154af21569ceadd14bd473d22110b
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp

  Log Message:
  -----------
  [InstCombine][NFC] Don't try non-bundle folds on assumes with bundles (#202914)


  Commit: 53ae585a95aeff1c86ebd1943bdb9206dfa0837f
      https://github.com/llvm/llvm-project/commit/53ae585a95aeff1c86ebd1943bdb9206dfa0837f
  Author: Ivan Kosarev <ivan.kosarev at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp16.s
    A llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16-fake16.txt
    R llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16.txt

  Log Message:
  -----------
  [AMDGPU][NFC] Templatise and roundtrip gfx11_asm_vop3_dpp16.s (#202721)

I tried to make sure this covers all important cases from asm/disasm
tests here upstream and the true16 branch downstream.

This will resolve ~4k lines of differences vs the true16 branch.


  Commit: e63f9bec814bde36f0aa13cd01c1a9abb8527c83
      https://github.com/llvm/llvm-project/commit/e63f9bec814bde36f0aa13cd01c1a9abb8527c83
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/docs/LanguageExtensions.rst
    M clang/docs/ReleaseNotes.rst
    M clang/include/clang/Basic/DiagnosticSemaKinds.td
    M clang/lib/Sema/SemaType.cpp
    M clang/test/CXX/dcl.dcl/dcl.spec/dcl.type/dcl.spec.auto/p3-generic-lambda-1y.cpp
    M clang/test/CXX/dcl.dcl/dcl.spec/dcl.type/dcl.spec.auto/p5.cpp
    M clang/test/CXX/dcl/dcl.fct/p17.cpp
    M clang/test/CXX/drs/cwg6xx.cpp
    M clang/test/Parser/cxx1z-decomposition.cpp
    M clang/test/SemaCXX/crash-GH173943.cpp
    M clang/test/SemaCXX/deduced-return-type-cxx14.cpp

  Log Message:
  -----------
  [Clang] Accept auto parameters pre-C++20 as an extension (#200670)

GCC already accepts auto parameters as an extenion.


  Commit: 80460f175cc1db1faa7bfe851139817b8a51e91d
      https://github.com/llvm/llvm-project/commit/80460f175cc1db1faa7bfe851139817b8a51e91d
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Dialect/SPIRV/IR/CastOps.cpp
    M mlir/test/Dialect/SPIRV/IR/cast-ops.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Fix ConvertUToPtr verifier error message (NFC) (#202899)


  Commit: 7b1dc59f476e86a616cd3343a066fdad29d7341d
      https://github.com/llvm/llvm-project/commit/7b1dc59f476e86a616cd3343a066fdad29d7341d
  Author: Ramkumar Ramachandra <artagnon at tenstorrent.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlan.h
    M llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
    M llvm/test/Transforms/LoopVectorize/VPlan/AArch64/sve2-histcnt-vplan.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/vplan-printing.ll
    M llvm/test/Transforms/LoopVectorize/narrow-to-single-scalar-widen-gep-scalable.ll
    M llvm/test/Transforms/LoopVectorize/widen-gep-all-indices-invariant.ll
    M llvm/test/Transforms/PhaseOrdering/ARM/arm_var_q31.ll

  Log Message:
  -----------
  [VPlan] Simplify WidenGEP::execute (#193543)

WidenGEP::execute is currently dependent on whether or not a given
operand is defined outside loop regions, but it loop-invariant operands
are not guaranteed to be hoisted outside the loop, and neither are
single-scalar operands guaranteed to be maximally narrowed to
single-scalars. Use the vputils::isSingleScalar helper to analyze the
single-scalar status of each operand and the result instead, simplifying
the execute, while also leading to some improvements.


  Commit: 3e470fc2f368d2a11146ef014daac09f360bc35d
      https://github.com/llvm/llvm-project/commit/3e470fc2f368d2a11146ef014daac09f360bc35d
  Author: Ayokunle Amodu <ayokunle321 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/CIR/CodeGen/CIRGenBuiltinAMDGPU.cpp
    A clang/test/CIR/CodeGenHIP/builtins-amdgcn-vi-f16.hip
    M clang/test/CIR/CodeGenHIP/builtins-amdgcn.hip

  Log Message:
  -----------
  [CIR][AMDGPU] Add support for AMDGCN div_fixup builtins (#197468)

Adds codegen for the following AMDGCN division fixup builtins:

- __builtin_amdgcn_div_fixup (double)
- __builtin_amdgcn_div_fixupf (float)
- __builtin_amdgcn_div_fixuph (half)

These are lowered to the corresponding `llvm.amdgcn.div.fixup` intrinsic.


  Commit: 49affe5954453474ba9f1b2b7aec82c28d03e54d
      https://github.com/llvm/llvm-project/commit/49affe5954453474ba9f1b2b7aec82c28d03e54d
  Author: Aaron Ballman <aaron at aaronballman.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Basic/Attr.td
    M clang/include/clang/Basic/AttrDocs.td

  Log Message:
  -----------
  Document the warn_unused attribute (#201881)

Basically, this attribute is useful for getting -Wunused-variable
diagnostics from class types with a nontrivial constructor or
destructor.


  Commit: 14a9660dc371c1ed7778890a6c3eb22352cc6620
      https://github.com/llvm/llvm-project/commit/14a9660dc371c1ed7778890a6c3eb22352cc6620
  Author: Simon Pilgrim <llvm-dev at redking.me.uk>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    M llvm/test/CodeGen/X86/pr53842.ll

  Log Message:
  -----------
  [X86] combineConcatVectorOps - add 512-bit PCMPEQ/PCMPGT handling (#202928)

If we can freely concatenate both operands, then its worth replacing
with a VPCMP+VPMOVM2 pair

Managed to notice this while triaging #198162 - and the AVX512DQ SGT
test shows another vpmovq2m+vpmovm2q pair codegen issue :(


  Commit: c838b5d66bc1db15de84a8e4692905cbda293672
      https://github.com/llvm/llvm-project/commit/c838b5d66bc1db15de84a8e4692905cbda293672
  Author: lntue <lntue at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A libc/shared/math/check/exp.h
    A libc/shared/math_check_exceptions.h
    A libc/src/__support/math/check/exp_exceptions.h
    M libc/test/shared/CMakeLists.txt
    A libc/test/shared/shared_math_check_exp_test.cpp

  Log Message:
  -----------
  [libc][math] Add shared functions to check exceptions for exp* functions. (#202503)

To be used inside LLVM and other projects.


  Commit: 10060098acf4e02677328128b8bbae6142ddc2f5
      https://github.com/llvm/llvm-project/commit/10060098acf4e02677328128b8bbae6142ddc2f5
  Author: David Sherwood <david.sherwood at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlan.h
    M llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
    M llvm/test/Transforms/LoopVectorize/RISCV/force-vect-msg.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/gather-scatter-cost.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/tail-folding-gather-scatter.ll
    M llvm/test/Transforms/LoopVectorize/cast-costs.ll
    M llvm/test/Transforms/LoopVectorize/vscale-cost.ll

  Log Message:
  -----------
  Revert "[LV] Add initial costs for VPInstructionWithType::computeCost (#198291)" (#202933)

This reverts commit 690b0b0c63125aaf6b517df9d528789bb8c9c08a.

Fixes buildbot failure:
https://lab.llvm.org/buildbot/#/builders/132/builds/6656


  Commit: 6ec2261fa29de72fe9520192a3e8b2f5f2082b67
      https://github.com/llvm/llvm-project/commit/6ec2261fa29de72fe9520192a3e8b2f5f2082b67
  Author: Peter Smith <peter.smith at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lld/ELF/Relocations.cpp

  Log Message:
  -----------
  [ARM][LLD] Fix buildbot failure due to ununsed variable [NFC] (#202925)

The variable was used in an assert, have altered the code to use in an a
non-assert context.


  Commit: e00f23b3db8b5f8387c78d58144c50915fe2bbf2
      https://github.com/llvm/llvm-project/commit/e00f23b3db8b5f8387c78d58144c50915fe2bbf2
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/IR/Verifier.cpp
    M llvm/test/Verifier/AMDGPU/intrinsic-amdgpu-cs-chain.ll

  Log Message:
  -----------
  [AMDGPU] Reject invalid flags immarg for amdgcn.cs.chain (#202708)

The flags operand must be 0 or 1


  Commit: 01fd39a7620e7005a98b3bc3d26ec3c828811847
      https://github.com/llvm/llvm-project/commit/01fd39a7620e7005a98b3bc3d26ec3c828811847
  Author: Lucas Ramirez <11032120+lucas-rami at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/unittests/CodeGen/RematerializerTest.cpp

  Log Message:
  -----------
  [CodeGen] Refactor rematerializer unit tests to reduce boilerplate (NFC) (#197575)

Taking inspiration from other unit tests, this refactors the
rematerializer's unit tests with the aim of reducing the amount of
repetitive boilerplate code in each individual test, making the addition
of new tests easier/faster in the future.

Each unit test defines some input MIR to instantiate a rematerializer
on; a user-provided callback is then invoked with a pre-initialized
rematerializer wrapped in a helper object that factors out as much
common verification logic as possible.


  Commit: 6dc519bbfc956da873ab527d6d5e3a214b902496
      https://github.com/llvm/llvm-project/commit/6dc519bbfc956da873ab527d6d5e3a214b902496
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURewriteOutArguments.cpp
    M llvm/test/CodeGen/AMDGPU/rewrite-out-arguments.ll

  Log Message:
  -----------
  [AMDGPU] Fix value swap for potentially aliased out arguments in RewriteOutArguments (#202922)

When two out argument pointers may alias, MemoryDependence returns the
last aliasing store for both, so each argument was paired with the other
stored value

Match each store pointer to its argument and store them in pairs instead


  Commit: 6e934ab34bf4fe09e29edb4f98436743ca93a843
      https://github.com/llvm/llvm-project/commit/6e934ab34bf4fe09e29edb4f98436743ca93a843
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/Transforms/LoopVectorize/ARM/tail-folding-counting-down.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/RISCV/vplan-riscv-vector-reverse.ll
    M llvm/test/Transforms/LoopVectorize/bzip_reverse_loops.ll

  Log Message:
  -----------
  [LV] Regen some tests with UTC. NFC (#202960)


  Commit: e5e61fc32f6a9dd4fa75d932e9a7177a1b2bec28
      https://github.com/llvm/llvm-project/commit/e5e61fc32f6a9dd4fa75d932e9a7177a1b2bec28
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Process/Windows/Common/NativeProcessWindows.cpp
    M lldb/source/Plugins/Process/Windows/Common/NativeProcessWindows.h

  Log Message:
  -----------
  [lldb][Windows] Surface DebugBreakProcess Halt() as a SIGSTOP signal stop (#201885)

With #201884, each keystroke arriving while the debuggee is running
triggers a `\x03` BREAK. On Windows, the halt is implemented by
injecting a thread that fires an int3. However, the resulting breakpoint
exception was being reported as a real `__debugbreak()` (SIGTRAP). The
client treats that as a genuine stop, ends the continue, and stdin
forwarding ships at most one byte per BP hit.

With this patch, when a halt is pending, the server treats the next
breakpoint as the halt acknowledgement and report it as SIGSTOP instead
of SIGTRAP. The client then resumes the debuggee automatically, making
the brief halt transparent.

This is a follow up to https://github.com/llvm/llvm-project/pull/201884.

rdar://178725947

---------

Co-authored-by: Nerixyz <nero.9 at hotmail.de>


  Commit: 9f276ae1ea69a536dcfab1ea0edd46950f0b2fb8
      https://github.com/llvm/llvm-project/commit/9f276ae1ea69a536dcfab1ea0edd46950f0b2fb8
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp

  Log Message:
  -----------
  [InstCombine][NFC] Don't insert trivial assumes when simplifying assume bundles (#202951)

When removing the only element in an assume bundle an `@llvm.assume(i1
true)` is currently inserted, which will just be removed again. Instead,
just remove the assume call to save a few cycles.


  Commit: b90d496353e34f82dfde430990246fa3c43aecd3
      https://github.com/llvm/llvm-project/commit/b90d496353e34f82dfde430990246fa3c43aecd3
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Conversion/ArithToSPIRV/ArithToSPIRV.cpp

  Log Message:
  -----------
  [mlir][SPIR-V] Fix swapped GL/CL SAbs ops in arith.remsi lowering (#202959)

Could be treated as NFC:

The GL/CL template args were confused but in fact it did not affect the
actual result, so no test modification is required. The reason is that
driver legalizes ops by target env capabilities and rewriter that
created the unsupported variant of the op is dropped and another one is
picked


  Commit: 28ec8f6757746253d6ef1ba3d73873ef8f4200c9
      https://github.com/llvm/llvm-project/commit/28ec8f6757746253d6ef1ba3d73873ef8f4200c9
  Author: Mikołaj Piróg <mikolaj.maciej.pirog at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A llvm/test/CodeGen/X86/stack-coloring-setjmp.ll

  Log Message:
  -----------
  [StackColoring] Add test for stack-coloring and setjmp (#199959)

As in title. The stack-coloring issue has been fixed here:
https://github.com/llvm/llvm-project/pull/196542

I've attempted some other fix here
https://github.com/llvm/llvm-project/pull/181370 that wasn't right (it
sill missed some cases);

I believe explicit test-case would be valuable to have for this
behavior. The test is reduced from real life application that suffered
from this bug


  Commit: 7fe41b00f5698395fa8998388de3ee8f2af5e2d5
      https://github.com/llvm/llvm-project/commit/7fe41b00f5698395fa8998388de3ee8f2af5e2d5
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Process/Windows/Common/NativeProcessWindows.cpp

  Log Message:
  -----------
  [NFC][lldb][Windows] Clean up NativeProcessWindows (#202720)

A second pass over NativeProcessWindows after b1142bf99486:

- Fix "implemenation" typo in CacheLoadedModules.
- Simplify OnExitThread to use llvm::erase_if.


  Commit: edf5305fee7e67f4d6fd5e1228970dba757ebc71
      https://github.com/llvm/llvm-project/commit/edf5305fee7e67f4d6fd5e1228970dba757ebc71
  Author: Leandro Lupori <leandro.lupori at linaro.org>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/lib/Lower/OpenMP/DataSharingProcessor.cpp
    M flang/test/Lower/OpenMP/distribute-parallel-do-simd.f90

  Log Message:
  -----------
  [flang][OpenMP] Fix privatization of linear in TARGET (#202443)

Linear symbols are privatized by OpenMP IRBuilder, except when they are
enclosed within TARGET, in which case their privatization must occur in
DataSharingProcessor.

Fixes #201628


  Commit: 6f47b6de08a38ce89349231d970bcb9d999678a3
      https://github.com/llvm/llvm-project/commit/6f47b6de08a38ce89349231d970bcb9d999678a3
  Author: Zeyi Xu <mitchell.xu2 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/utils/HeaderGuard.cpp
    M clang-tools-extra/clang-tidy/utils/IncludeSorter.cpp

  Log Message:
  -----------
  [clang-tidy] Preserve newline style in utility fix-its. NFC. [1/N] (#202483)

This commit avoids introducing LF-only lines into files that use CRLF
when clang-tidy inserts new includes or adds missing header guards.

As of AI Usage: Assisted by Codex
Follow-up of #202271


  Commit: f3632e0b6f14c5c749791ad154692e5a169c8836
      https://github.com/llvm/llvm-project/commit/f3632e0b6f14c5c749791ad154692e5a169c8836
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/packages/Python/lldbsuite/test/make/Makefile.rules

  Log Message:
  -----------
  Revert "[lldb][Windows] Fix ECHO_TO_FILE/ECHO_APPEND_FILE (#202612)" (#202967)

This reverts commit c2112e925e99d93dff671e2254e3e999dccf25dd.

The change was done on the wrong branch.


  Commit: 0a909ff75143edfaec355d3de20d41ee3cb17764
      https://github.com/llvm/llvm-project/commit/0a909ff75143edfaec355d3de20d41ee3cb17764
  Author: Timm Baeder <tbaeder at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/AST/ByteCode/InterpBuiltin.cpp

  Log Message:
  -----------
  [clang][bytecode][NFC] Avoid a getIntWidth() call in pushInteger() (#202873)

We only need to get the bitwdith in the IntAP/IntAPS case, so avoid it
in the others.


  Commit: da0119eb10b23babec9142022ef834633a39452c
      https://github.com/llvm/llvm-project/commit/da0119eb10b23babec9142022ef834633a39452c
  Author: Gaurav Dhingra <gauravdhingra.gxyd at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/modernize/LoopConvertCheck.cpp
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/test/clang-tidy/checkers/modernize/Inputs/loop-convert/structures.h
    M clang-tools-extra/test/clang-tidy/checkers/modernize/loop-convert-basic.cpp

  Log Message:
  -----------
  [clang-tidy] Fix modernize-loop-convert by introducing space (#202015)

Fixes #105508


  Commit: 1cd9c0d69d268b67bb29c314c12de630ffce8513
      https://github.com/llvm/llvm-project/commit/1cd9c0d69d268b67bb29c314c12de630ffce8513
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/ExecutionEngine/JITLink/COFF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/COFF_x86_64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/DWARFRecordSectionSplitter.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_aarch32.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_aarch64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_hexagon.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_loongarch.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_ppc64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_riscv.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_systemz.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86_64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/XCOFF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/XCOFF_ppc64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/systemz.h
    M llvm/include/llvm/ExecutionEngine/Orc/ExecutorResolutionGenerator.h
    M llvm/include/llvm/ExecutionEngine/Orc/Shared/OrcRTBridge.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/ExecutorResolver.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/LibraryResolver.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/LibraryScanner.h
    M llvm/lib/ExecutionEngine/Orc/TargetProcess/JITLoaderGDB.cpp

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in ExecutionEngine (#202927)

This updates most LLVM_ABI annotations in the ExecutionEngine headers to
match expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: 08d4a8ac0cb84acdd5145eb196ebcd1c36de83b9
      https://github.com/llvm/llvm-project/commit/08d4a8ac0cb84acdd5145eb196ebcd1c36de83b9
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/MC/ConstantPools.h
    M llvm/include/llvm/MC/DXContainerPSVInfo.h
    M llvm/include/llvm/MC/MCAsmInfoCOFF.h
    M llvm/include/llvm/MC/MCAsmInfoDarwin.h
    M llvm/include/llvm/MC/MCAsmInfoELF.h
    M llvm/include/llvm/MC/MCAsmInfoGOFF.h
    M llvm/include/llvm/MC/MCAsmInfoWasm.h
    M llvm/include/llvm/MC/MCAsmInfoXCOFF.h
    M llvm/include/llvm/MC/MCCodeView.h
    M llvm/include/llvm/MC/MCDXContainerWriter.h
    M llvm/include/llvm/MC/MCDisassembler/MCExternalSymbolizer.h
    M llvm/include/llvm/MC/MCELFObjectWriter.h
    M llvm/include/llvm/MC/MCELFStreamer.h
    M llvm/include/llvm/MC/MCGOFFObjectWriter.h
    M llvm/include/llvm/MC/MCLabel.h
    M llvm/include/llvm/MC/MCParser/MCAsmParserUtils.h
    M llvm/include/llvm/MC/MCSFrame.h
    M llvm/include/llvm/MC/MCSPIRVObjectWriter.h
    M llvm/include/llvm/MC/MCSectionCOFF.h
    M llvm/include/llvm/MC/MCSectionXCOFF.h
    M llvm/include/llvm/MC/MCSymbol.h
    M llvm/include/llvm/MC/MCSymbolELF.h
    M llvm/include/llvm/MC/MCSymbolGOFF.h
    M llvm/include/llvm/MC/MCSymbolXCOFF.h
    M llvm/include/llvm/MC/MCWasmObjectWriter.h
    M llvm/include/llvm/MC/MCWasmStreamer.h
    M llvm/include/llvm/MC/MCWin64EH.h
    M llvm/include/llvm/MC/MCWinCOFFObjectWriter.h
    M llvm/include/llvm/MC/MCWinCOFFStreamer.h
    M llvm/include/llvm/MC/MCXCOFFObjectWriter.h
    M llvm/include/llvm/MC/MCXCOFFStreamer.h
    M llvm/include/llvm/MC/TargetRegistry.h
    M llvm/include/llvm/MCA/CustomBehaviour.h
    M llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h
    M llvm/include/llvm/MCA/HardwareUnits/RetireControlUnit.h
    M llvm/include/llvm/MCA/Stages/DispatchStage.h
    M llvm/include/llvm/MCA/Stages/ExecuteStage.h
    M llvm/include/llvm/MCA/Stages/InOrderIssueStage.h
    M llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h
    M llvm/include/llvm/MCA/Stages/RetireStage.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in MC/MCA (#202930)

This updates most LLVM_ABI annotations in the MC/MCA headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: f99ad325b987c3f2fb2d298f1569377c989b06d3
      https://github.com/llvm/llvm-project/commit/f99ad325b987c3f2fb2d298f1569377c989b06d3
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/ObjCopy/DXContainer/DXContainerObjcopy.h
    M llvm/include/llvm/ObjCopy/XCOFF/XCOFFObjcopy.h
    M llvm/include/llvm/Object/BBAddrMap.h
    M llvm/include/llvm/Object/GOFF.h
    M llvm/include/llvm/Object/OffloadBundle.h
    M llvm/include/llvm/ObjectYAML/ArchiveYAML.h
    M llvm/include/llvm/ObjectYAML/COFFYAML.h
    M llvm/include/llvm/ObjectYAML/CodeViewYAMLTypeHashing.h
    M llvm/include/llvm/ObjectYAML/DXContainerYAML.h
    M llvm/include/llvm/ObjectYAML/ELFYAML.h
    M llvm/include/llvm/ObjectYAML/GOFFYAML.h
    M llvm/include/llvm/ObjectYAML/MachOYAML.h
    M llvm/include/llvm/ObjectYAML/MinidumpYAML.h
    M llvm/include/llvm/ObjectYAML/ObjectYAML.h
    M llvm/include/llvm/ObjectYAML/OffloadYAML.h
    M llvm/include/llvm/ObjectYAML/WasmYAML.h
    M llvm/include/llvm/ObjectYAML/XCOFFYAML.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in Obj* (#202940)

This updates most LLVM_ABI annotations in the Obj* headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: ad21f597afee8740991158a07542a9eed109c562
      https://github.com/llvm/llvm-project/commit/ad21f597afee8740991158a07542a9eed109c562
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/DebugInfo/CodeView/DebugSubsectionVisitor.h
    M llvm/include/llvm/DebugInfo/CodeView/DebugSymbolRVASubsection.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugAddr.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugAranges.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugMacro.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFGdbIndex.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFTypeUnit.h
    M llvm/include/llvm/DebugInfo/DWARF/LowLevel/DWARFDataExtractorSimple.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymContext.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreator.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreatorV1.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreatorV2.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReader.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReaderV1.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReaderV2.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVBinaryReader.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVCodeViewReader.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVCodeViewVisitor.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVDWARFReader.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBDataStream.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBSectionContrib.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBTable.h
    M llvm/include/llvm/DebugInfo/PDB/Native/EnumTables.h
    M llvm/include/llvm/DebugInfo/PDB/Native/InjectedSourceStream.h
    M llvm/include/llvm/DebugInfo/PDB/Native/InputFile.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeCompilandSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumGlobals.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumInjectedSources.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumLineNumbers.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumModules.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumSymbols.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumTypes.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeExeSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeFunctionSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeInlineSiteSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeLineNumber.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativePublicSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeSymbolEnumerator.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeArray.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeBuiltin.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeEnum.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeFunctionSig.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypePointer.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeTypedef.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeUDT.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeVTShape.h
    M llvm/include/llvm/DebugInfo/PDB/PDBContext.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolAnnotation.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolBlock.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCompilandDetails.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCompilandEnv.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCustom.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeCustom.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeDimension.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeFriend.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeManaged.h
    M llvm/include/llvm/DebugInfo/Symbolize/SymbolizableObjectFile.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in DebugInfo (#202915)

This updates most LLVM_ABI annotations in the DebugInfo headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: 398694988742d26a5eaca038c337c193d25c0268
      https://github.com/llvm/llvm-project/commit/398694988742d26a5eaca038c337c193d25c0268
  Author: lonely eagle <2020382038 at qq.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/Affine/Transforms/Passes.td
    M mlir/lib/Dialect/Affine/Transforms/SimplifyAffineWithBounds.cpp
    M mlir/test/Dialect/Affine/simplify-with-bounds.mlir

  Log Message:
  -----------
  [MLIR][Affine] Simplify affine.for bounds by pruning redundant expressions via ValueBoundsConstraintSet (#199032)

This PR introduces a new pattern `SimplifyAffineForBoundMap` to simplify
multi-result lower and upper bounds of `affine.for` loops by pruning
redundant expressions leveraging `ValueBoundsConstraintSet`. This PR
addresses the limitation where the built-in folder of `affine.for` can
only handle constant bounds.


  Commit: 31541b9f50e133aa0b2f21efa27f402550c42ac7
      https://github.com/llvm/llvm-project/commit/31541b9f50e133aa0b2f21efa27f402550c42ac7
  Author: Matthew Devereau <matthew.devereau at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/CodeGen/AArch64/clmul.ll

  Log Message:
  -----------
  [AArch64] Add missing test for clmul.i128 (#202961)


  Commit: a6b58e00ceddef9c363fa8e19eb2ab530d0d9658
      https://github.com/llvm/llvm-project/commit/a6b58e00ceddef9c363fa8e19eb2ab530d0d9658
  Author: Razvan Lupusoru <razvan.lupusoru at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/OpenACC/Transforms/Passes.td
    M mlir/lib/Dialect/OpenACC/Transforms/ACCImplicitData.cpp
    A mlir/test/Dialect/OpenACC/acc-implicit-data-defaultnone.mlir

  Log Message:
  -----------
  [mlir][acc] Add ignore-default-none option to ACCImplicitData (#202442)

ACCImplicitData currently skips implicit data mapping when a visible
default(none) clause is present, per the OpenACC rule that no implicit
data attributes apply in that case.

That default is reasonable when a frontend already verifies
default(none) and ensures all user variables have an explicit data
clause. Without that checking, generating implicit mappings would risk
silently mapping user variables that should have been explicit under
default(none).

There are still cases where implicit mapping is needed even with
default(none):
- The frontend reports default(none) violations as warnings and
compilation continues, so some user variables may reach this pass
without explicit data clauses and still need implicit mapping.
- Compiler-generated temps or interior pointers may be live-in to the
region and still require implicit mapping even when all user variables
are already explicitly mapped.

In those cases, skipping implicit data entirely is too conservative.

Add an ignore-default-none pass option (default: false) to generate
implicit data mappings even when default(none) is present.


  Commit: bc94cdb7fe17f61fc791ab02f7a0869ae905f4b8
      https://github.com/llvm/llvm-project/commit/bc94cdb7fe17f61fc791ab02f7a0869ae905f4b8
  Author: Artem Chikin <achikin at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/DependencyScanning/DependencyScanningFilesystem.h
    M clang/lib/DependencyScanning/DependencyScanningFilesystem.cpp
    M clang/unittests/DependencyScanning/CMakeLists.txt
    M clang/unittests/DependencyScanning/DependencyScanningFilesystemTest.cpp
    M llvm/include/llvm/Support/VirtualFileSystem.h
    M llvm/lib/Support/VirtualFileSystem.cpp
    M llvm/unittests/Support/VirtualFileSystemTest.cpp

  Log Message:
  -----------
  Reapply "[clang][deps] Add in-flight query caching to `DependencyScanningFilesystemSharedCache`" (#202804) (#202881)

Revert the revert in https://github.com/llvm/llvm-project/pull/202804,
and add an additional guard for the test which is not applicable on all
platforms.


  Commit: fcfa763b96ecd4b165ddb3c0ef8e8cedbea01a28
      https://github.com/llvm/llvm-project/commit/fcfa763b96ecd4b165ddb3c0ef8e8cedbea01a28
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp

  Log Message:
  -----------
  AMDGPU: Fix finding TRI from TRI (#202970)


  Commit: ce0668b7346c3bbde4e17907d678a739ab1877dd
      https://github.com/llvm/llvm-project/commit/ce0668b7346c3bbde4e17907d678a739ab1877dd
  Author: Aviral Goel <aviralg at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-entry-missing-data.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-entry-missing-summary-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-entity-id-in-data-map.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-entity.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-summary-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-missing-entity-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-missing-entity-summary.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-suffix.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-usr.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/invalid-syntax.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-duplicate-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-linkage-invalid-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-linkage-missing-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-missing-linkage.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-extra-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-invalid-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-missing-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-data.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-id-table.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-linkage-table.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-lu-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-invalid-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-missing-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/not-json-extension.txt
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-first-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-pairs-field-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-second-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-first-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-pairs-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-second-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/read-entity-summary-no-format-info.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-empty-data-entry.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-empty-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-external.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-internal.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-multiple.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-none.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-multiple-namespace-elements.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-single-namespace-element.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-two-summary-types.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/id-table.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/io.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/linkage.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/permissions.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/round-trip.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/summary-data.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/top-level.test
    M clang/unittests/ScalableStaticAnalysisFramework/Serialization/JSONFormatTest/LUSummaryTest.cpp

  Log Message:
  -----------
  [clang][ssaf] Convert `JSONFormat` tests for `LUSummary` and `LUSummaryEncoding` to lit tests (#192738)


  Commit: 8e4b90f8cae583e3f7212b30c2c86c5b0fcb7499
      https://github.com/llvm/llvm-project/commit/8e4b90f8cae583e3f7212b30c2c86c5b0fcb7499
  Author: David Zbarsky <dzbarsky at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/StaticAnalyzer/Checkers/StdLibraryFunctionsChecker.cpp

  Log Message:
  -----------
  [clang][StaticAnalyzer] Optimize standard-library summaries for size (#202662)

StdLibraryFunctionsChecker::initFunctionSummaries is a large one-time
initialization routine. Its initializer-list construction is cold, but
optimizing it for speed causes extensive inlining and repeated
construction code in the binary.

Mark initFunctionSummaries with LLVM_ATTRIBUTE_MINSIZE so the optimizer
keeps the existing table construction out of line and selects
size-oriented code generation. Analyzer behavior and the runtime summary
representation are unchanged.

In the LLVM 22 Bazel build, standalone clang decreases from 130,098,288
to 130,015,696 bytes (-82,592), and stripped clang decreases from
108,098,128 to 107,999,520 bytes (-98,608).

Work towards #202616

AI tool disclosure: Co-authored with OpenAI Codex.


  Commit: dcf9adde9375a9843d90cf8df6d2e0a0e498b0ed
      https://github.com/llvm/llvm-project/commit/dcf9adde9375a9843d90cf8df6d2e0a0e498b0ed
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/issue-write.yml
    A .github/workflows/test-suite.yml
    A .github/workflows/test-suite/aarch64.cmake
    A .github/workflows/test-suite/configure-and-build.sh
    A .github/workflows/test-suite/llvm.cmake
    A .github/workflows/test-suite/riscv64.cmake
    A .github/workflows/test-suite/x86_64.cmake

  Log Message:
  -----------
  [Github][RFC] Add workflow to diff codegen on llvm-test-suite (#190010)

A common task when reviewing PRs in the LLVM subproject is checking out
the PR locally, building it, running it on some benchmarks e.g.
llvm-test-suite, and comparing the codegen against some known version.

The process is fairly laborious so this PR adds a GitHub workflow to
automate it. It's triggered by commenting "/test-suite" on a PR. The
workflow will kick off, build clang with the head and base of the PR,
build the benchmarks in llvm-test-suite for several configurations with
each version of clang, compute the diff in the output assembly via the
[tdiff.py
script](https://github.com/llvm/llvm-test-suite/blob/main/utils/tdiff.py),
and then report back with the diffs in a comment.

Here's an example on my fork where you can see the diff of a codegen
change in the RISC-V backend:
https://github.com/lukel97/llvm-project/pull/7#issuecomment-4283315532

At the moment it's very simple but could be fleshed out later. Currently
it builds llvm-test-suite for handful of common configurations, some
cross-compiled:

- `-target aarch64-linux-gnu -march=armv9-a -O3`
- `-target riscv64-linux-gnu -march=rva23u64 -O3`
- `-target x86_64-linux-gnu -O3`

We could eventually extend this to accept arbitrary targets and flags in
the comment. It would also be nice to support LTO diffs in future but we
will need to add some extra support in llvm-test-suite to extract the
asm during the link step.

It also just comments a link to download the codegen diffs, but could
eventually also include some output from the ./utils/compare.py script
about e.g. changes in code size or statistics. For now, those results
are just uploaded as an artifact.

In terms of worker resources, running it on the free GitHub hosted
workers is good enough. Building Clang takes a while, over an hour, but
building the test-suite only takes around 10 minutes. But we could stick
it on something beefier if we wanted the feedback to be faster.

This workflow requires the PR to be mergeable, as it wants to get the
diff of the "mergeability" commit that GitHub generates for each PR.
That way the diff is always between the latest version of the base
branch and the PR, not the base branch at the time the PR was created.


  Commit: e5d74b05e324953397fcaab5df3c50f330d85875
      https://github.com/llvm/llvm-project/commit/e5d74b05e324953397fcaab5df3c50f330d85875
  Author: Michael Kruse <llvm-project at meinersbur.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M runtimes/cmake/config-Fortran.cmake

  Log Message:
  -----------
  [flang-rt][cmake] Fix Windows build with CMAKE_Fortran_SIMULATE_ID (#202981)

The PR #198205 sets CMAKE_Fortran_SIMULATE_ID to "GNU", since Flang has
no alternative driver such as an equivalent to clang-cl. But it breaks
the Windows build with
```
LINK : warning LNK4044: unrecognized option '/lpsapi'; ignored
LINK : warning LNK4044: unrecognized option '/lshell32'; ignored
LINK : warning LNK4044: unrecognized option '/lole32'; ignored
LINK : warning LNK4044: unrecognized option '/luuid'; ignored
LINK : warning LNK4044: unrecognized option '/ladvapi32'; ignored
LINK : warning LNK4044: unrecognized option '/lws2_32'; ignored
LINK : warning LNK4044: unrecognized option '/lntdll'; ignored
LINK : warning LNK4044: unrecognized option '/ldelayimp'; ignored
```

The reason is interesting. With CMAKE_Fortran_SIMULATE_ID=GNU, CMake
will include the Windows-GNU.cmake
platform file. That file overwrites CMAKE_LINK_LIBRARY_FLAG with
`-l` which is GNU convention for the linker flag. But since
CMAKE_LINK_LIBRARY_FLAG is global (in contrast to a per-language
setting), it changes the flags for link.exe/lld-link.exe even when
compiling C/C++ applications. CMake internally converts `-l` to `/l` for
convenience.

Set CMAKE_Fortran_SIMULATE_ID to the same as CMAKE_CXX_SIMULATE_ID as
originally proposed in #198205. While flang.exe is a GNU-style driver,
setting it to "MSVC" still works, probably because there is no
alternative set of flags for Flang. Also define some additional
variables that CMake stores in `CMakeFortranCompiler.cmake` in the build
directory when CMake is allowed to introspect the Flang driver itself.

Should fix the buildbots
flang-arm64-windows-msvc-testsuite,
flang-arm64-windows-msvc,
flang-x86_64-windows


  Commit: f3d5fda2faef6d7098f8dfb2b0278e2a278c83e6
      https://github.com/llvm/llvm-project/commit/f3d5fda2faef6d7098f8dfb2b0278e2a278c83e6
  Author: Charles Zablit <c_zablit at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/packages/Python/lldbsuite/test/make/Makefile.rules

  Log Message:
  -----------
  [lldb][Windows] Fix ECHO_TO_FILE/ECHO_APPEND_FILE (#202968)

The Windows recipes for these macros were printf "%s\n" $(1). The
callers wrap content in single quotes (for the POSIX printf), but the
test recipes run under cmd.exe on Windows, which keeps the single quotes
literal and word-splits on spaces, and the bundled printf additionally
mangles backslashes and spaces. The result is garbage generated files
(e.g. a modulemap whose first line is 'module, or a truncated SDK path
from a "Program Files" directory).

Write the file with cmd's echo after stripping the callers' single
quotes. echo runs in the recipe shell, so unlike GNU make's $(file ...)
it still works after a preceding MKDIR_P in the same recipe.

This is a reland of https://github.com/llvm/llvm-project/pull/202612
which add the changes in the wrong if/else branch.

rdar://179218545


  Commit: 750701257bd9010d97fd4d680d749e13c21db803
      https://github.com/llvm/llvm-project/commit/750701257bd9010d97fd4d680d749e13c21db803
  Author: Abhinav Garg <abhinav.garg at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.h
    M llvm/test/CodeGen/AMDGPU/GlobalISel/dynamic-alloca-uniform.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/non-entry-alloca.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-dyn-stackalloc.mir
    M llvm/test/CodeGen/AMDGPU/amdpal-callable.ll
    M llvm/test/CodeGen/AMDGPU/dynamic_stackalloc.ll

  Log Message:
  -----------
  [AMDGPU][GISEL] Adding new reg bank select rules for G_DYN_STACKALLOC (#200369)

Add register bank selection and legalization support for
G_DYN_STACKALLOC in the new RegBankLegalize framework.


  Commit: 5fba4d0bcc2355cbec1f73ad052acfd54a98dd3f
      https://github.com/llvm/llvm-project/commit/5fba4d0bcc2355cbec1f73ad052acfd54a98dd3f
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] Fix whitespace in test-suite.yml (#202992)


  Commit: b7da9565017e32c18b927a7637714d1b660b558d
      https://github.com/llvm/llvm-project/commit/b7da9565017e32c18b927a7637714d1b660b558d
  Author: Jameson Nash <vtjnash at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/release-doxygen.yml
    M bolt/docs/CMakeLists.txt
    M bolt/docs/doxygen.cfg.in
    M clang-tools-extra/docs/CMakeLists.txt
    M clang-tools-extra/docs/doxygen.cfg.in
    M clang/docs/CMakeLists.txt
    M clang/docs/doxygen.cfg.in
    M cmake/Modules/HandleDoxygen.cmake
    M flang/CMakeLists.txt
    M flang/docs/CMakeLists.txt
    M flang/docs/doxygen.cfg.in
    M lldb/docs/CMakeLists.txt
    M lldb/docs/doxygen.cfg.in
    M llvm/CMakeLists.txt
    M llvm/docs/CMakeLists.txt
    M llvm/docs/doxygen.cfg.in
    M mlir/docs/CMakeLists.txt
    M mlir/docs/doxygen.cfg.in
    M openmp/docs/CMakeLists.txt
    M openmp/docs/doxygen.cfg.in
    M polly/docs/CMakeLists.txt
    M polly/docs/doxygen.cfg.in

  Log Message:
  -----------
  [docs] update CI to use latest release of doxygen (#202420)

Resubmitting https://github.com/llvm/llvm-project/pull/191501 for
review, with added https://github.com/llvm/llvm-project/pull/202404 for
SHA checksum verification and fix for cmake target name conflicts.
Tested with `./llvm/utils/release/build-docs.sh -no-sphinx` locally.

Co-authored-by: Aiden Grossman <aidengrossman at google.com>


  Commit: 3c342a4c2df5c66fe5b1698425986d4e210d7fbb
      https://github.com/llvm/llvm-project/commit/3c342a4c2df5c66fe5b1698425986d4e210d7fbb
  Author: Alexey Bataev <a.bataev at outlook.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A llvm/test/Transforms/SLPVectorizer/X86/runtime-alias-checks.ll

  Log Message:
  -----------
  [SLP][NFC]Add another memory alias test, NFC



Reviewers: 

Pull Request: https://github.com/llvm/llvm-project/pull/202995


  Commit: 1f0c41367bf42fc335ce10b267080a491327bba2
      https://github.com/llvm/llvm-project/commit/1f0c41367bf42fc335ce10b267080a491327bba2
  Author: Lucas Ramirez <11032120+lucas-rami at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/unittests/CodeGen/RematerializerTest.cpp

  Log Message:
  -----------
  [CodeGen] Gate rematerializer unit tests on AMDGPU target being enabled (#202966)

Issue introduced in #197575. Initialization functions for the AMDGPU
target only work if the target is enabled.


  Commit: 006d3f84ee80b1d5d51de7bc7c2cdf60d322ef9f
      https://github.com/llvm/llvm-project/commit/006d3f84ee80b1d5d51de7bc7c2cdf60d322ef9f
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] Use require-team-membership workflow for test-suite.yml (#202997)

The workflow doesn't have org-level permissions so the
getMembershipForUserInOrg api call fails. Reuse the new
require-team-membership workflow instead.


  Commit: d88791498d2ba453a393ea72a3dc76384f8a7804
      https://github.com/llvm/llvm-project/commit/d88791498d2ba453a393ea72a3dc76384f8a7804
  Author: Akash Dutta <137309513+akadutta at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
    A llvm/test/CodeGen/AMDGPU/expand-waitcnt-profiling-no-outstanding.ll

  Log Message:
  -----------
  [AMDGPU][SIInsertWaitcnts] Fix underflow in expand-waitcnt-profiling when Outstanding is 0 on Pre-GFX12 (#202465)

When -amdgpu-expand-waitcnt-profiling expands a wait and the number of
outstanding operations for a counter is 0, "--Outstanding" wraps 0 to
UINT_MAX looping ~4 billion times. -amdgpu-waitcnt-forcezero
deterministically requests an all-zero wait even when nothing is
outstanding (e.g. before the first instruction), exercising that edge.
The GFX12+ generator already guarded against the wrap; this does the
same for PreGFX12.

The test in this PR should show the existing infinite loop problem that
this PR aims to fix.


  Commit: 2683d309e1c3fec684b691486ad85822f05f27f4
      https://github.com/llvm/llvm-project/commit/2683d309e1c3fec684b691486ad85822f05f27f4
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp
    M mlir/test/Conversion/VectorToSPIRV/vector-to-spirv.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Use converted vector type in VectorStoreOpConverter (#202962)

Mirror VectorLoadOpConverter implementation and fix the crash

Convert the vector type before building the bitcast pointer so emulated
element types (like index) do not produce type mismatch


  Commit: c54fae14c05d312bddd744c86bd894057ff5956d
      https://github.com/llvm/llvm-project/commit/c54fae14c05d312bddd744c86bd894057ff5956d
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] Move permissions check to separate job in test-suite.yml (#203002)

Copy what's done in libcxx-run-benchmarks.yml. Also checkout the llvm
repo beforehand.


  Commit: 687b4c8ed4fe3b3cd8b4f23f5968f00dfdacfe82
      https://github.com/llvm/llvm-project/commit/687b4c8ed4fe3b3cd8b4f23f5968f00dfdacfe82
  Author: Aditya Medhane <sherlockedaditya at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/IPO/FunctionAttrs.cpp

  Log Message:
  -----------
  [FunctionAttrs] Remove unused legacy-PM runImpl template (NFC) (#202983)

`runImpl` here is a leftover from the legacy pass manager (it takes
`CallGraphSCC`), with no callers since the legacy PM was removed. It
never instantiates, so it trips `-Wunused-template`. Removing the dead
template.

NFC.

Part of #202945.


  Commit: f281b029ab91e65fd482405aab08cfe8954993b8
      https://github.com/llvm/llvm-project/commit/f281b029ab91e65fd482405aab08cfe8954993b8
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/SPIRV/SPIRVPostLegalizer.cpp
    M llvm/test/CodeGen/SPIRV/trunc-nonstd-bitwidth.ll

  Log Message:
  -----------
  [SPIR-V] Fix result type deduction for sub-byte G_TRUNC (#202717)

G_TRUNC fell through to the default operand-based deduction, so a
sub-byte truncation inherited its wider source type and fed an ill-typed
value into i32 consumers


  Commit: 9f45efe69a3f744588780e132064d3bba3de1bfe
      https://github.com/llvm/llvm-project/commit/9f45efe69a3f744588780e132064d3bba3de1bfe
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] Add main-branch-only environment to test-suite.yml permissions check (#203004)


  Commit: caea959905154fa29032296678cda1caaa0a64bc
      https://github.com/llvm/llvm-project/commit/caea959905154fa29032296678cda1caaa0a64bc
  Author: Nikolas Klauser <nikolasklauser at berlin.de>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libcxx/include/CMakeLists.txt
    M libcxx/include/__expected/expected.h
    M libcxx/include/__type_traits/conjunction.h
    M libcxx/include/__type_traits/disjunction.h
    R libcxx/include/__type_traits/lazy.h
    M libcxx/include/module.modulemap.in
    M libcxx/include/tuple

  Log Message:
  -----------
  [libc++] Remove _Lazy (#202303)

We don't actually need to evaluate anything as lazily as `_Lazy` does or
we can achieve the same amount of laziness in other ways, so we can get
rid of it. This was required previously in some places due to a Clang
bug, which has been resolved and implemented by all compilers we
support.


  Commit: 2fa0d3197e8d5401abd8252ca7971b6dc7f9a545
      https://github.com/llvm/llvm-project/commit/2fa0d3197e8d5401abd8252ca7971b6dc7f9a545
  Author: Zeyi Xu <mitchell.xu2 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/docs/clang-tidy/Contributing.rst

  Log Message:
  -----------
  [clang-tidy] Add newline style note to contributing guide. NFC. (#202999)

Recently I found around 10 checks that hardcode `\n` in their fix-its.
This is not ideal, the generated fix-it should probably preserve the
newline style of the file, rather than always inserting LF. Otherwise,
applying a fix-it may unexpectedly change part of a CRLF file to LF.

This commit documents this expectation in contributing guide.


  Commit: 71a19716198adcd11c67d6a433e37b2d87afe4f1
      https://github.com/llvm/llvm-project/commit/71a19716198adcd11c67d6a433e37b2d87afe4f1
  Author: Aditya Medhane <sherlockedaditya at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/IR/SafepointIRVerifier.cpp
    M llvm/lib/IR/Verifier.cpp

  Log Message:
  -----------
  [IR] Remove unused and mark debug-only verifier templates (NFC) (#202975)

Two verifier templates trip `-Wunused-template`.

In `Verifier.cpp`, `isValidMetadataArray` is a leftover declaration with
no definition and no callers, so it's removed. In
`SafepointIRVerifier.cpp`, `PrintValueSet` is only used inside
`LLVM_DEBUG`, so it gets compiled out in release builds and never
instantiates; it's marked `[[maybe_unused]]`.

NFC.

Part of #202945.


  Commit: 9cc82cf29405683b9813350bb68f3fed9732eb70
      https://github.com/llvm/llvm-project/commit/9cc82cf29405683b9813350bb68f3fed9732eb70
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] Remove old permissions call from test-suite.yml (#203006)


  Commit: 12089b1cc56d24d75bf1294a9f64e8a72a50709f
      https://github.com/llvm/llvm-project/commit/12089b1cc56d24d75bf1294a9f64e8a72a50709f
  Author: Adrian Prantl <aprantl at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/docs/ProgrammersManual.rst
    M llvm/include/llvm/ADT/StringMap.h
    M llvm/lib/Support/StringMap.cpp
    M llvm/lib/Transforms/IPO/StripSymbols.cpp
    M llvm/unittests/ADT/StringMapTest.cpp
    M llvm/utils/gdb-scripts/prettyprinters.py

  Log Message:
  -----------
  Revert "[StringMap] Invalidate iterators in remove()  (#203003)

This reverts commit
https://github.com/llvm/llvm-project/commit/bccd1b9cb744e5dd96ee59baa4bf4583457feea3.
and
https://github.com/adrian-prantl/llvm-project/commit/9dfcf7663b1604ae5ced030a69e2be0e93632d5e.

They breaks the LLDB bots:

https://green.lab.llvm.org/job/llvm.org/view/LLDB/job/lldb-cmake/22124/


  Commit: 90297b8aa167248e7bf73a384476d12218b9375b
      https://github.com/llvm/llvm-project/commit/90297b8aa167248e7bf73a384476d12218b9375b
  Author: carlobertolli <carlo.bertolli at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
    A llvm/test/CodeGen/AMDGPU/bitop3-shared-operand.ll

  Log Message:
  -----------
  [AMDGPU] Fix wrong truth table in BitOp3_Op for shared sub-expressions. (#198556)

When the LHS and RHS of a boolean node share a common sub-expression,
LHS recursion can decompose that shared node via the "replace parent
operator" mechanism in getOperandBits (Src[I] = Op where Src[I] == In).
This replaces the Src slot that RHS was originally mapped to with a
sub-operand. If RHS recursion then fails to re-derive its own
decomposition, RHSBits still refers to the old slot index — but the slot
now holds a different value, producing an incorrect truth table.

Fix this by tracking which Src slot RHS occupies before LHS recursion.
If RHS recursion fails and that specific slot was modified, roll back
Src and the bit assignments to the pre-recursion state.

Add a test to show a specific example.

Assisted-by: Cursor (Claude)


  Commit: 0bb5833071e9684e53f112b3351224b5dbab2218
      https://github.com/llvm/llvm-project/commit/0bb5833071e9684e53f112b3351224b5dbab2218
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/ids-check.yml
    M llvm/utils/git/ids-check-helper.py

  Log Message:
  -----------
  [ids-check] Update the workflow and script (#199710)

In compnerd/ids#58, support was added to parse a header file using a
given source file's flags. This solves many of the issues we had
encountered with the `ids-check-helper.py` script and its corresponding
workflow.

* Update ids to the current version, which includes the `--main-file`
changes.
* Use a more recent LLVM compiler to build a subset of LLVM.
* Build a subset of LLVM targets to properly parse more header files.
* Use the `--main-file` argument when invoking `idt`.
* Add explicit overrides and exclude header lists.

This was tested on every public header in LLVM and forthcoming PRs will
land the changes found with the updated script. Once all of the headers
have been updated, the workflow will be re-enabled. This effort is
tracked in #109483.


  Commit: 2b836309b4090cc5001167282a3689d860bafae3
      https://github.com/llvm/llvm-project/commit/2b836309b4090cc5001167282a3689d860bafae3
  Author: Egor Zhdan <e_zhdan at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Sema/SemaAPINotes.cpp

  Log Message:
  -----------
  [APINotes] Early return when no apinotes files are loaded

When no APINotes readers are available, let's not spend time trying to
determine the current decl's context or do other redundant work.

Resolves https://github.com/llvm/llvm-project/issues/202214


  Commit: 8035ae5f42959a0325d5438e63011587950f43a7
      https://github.com/llvm/llvm-project/commit/8035ae5f42959a0325d5438e63011587950f43a7
  Author: Alex MacLean <amaclean at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp
    M llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
    M llvm/lib/Target/NVPTX/NVPTXSetByValParamAlign.cpp
    M llvm/lib/Target/NVPTX/NVPTXUtilities.cpp
    M llvm/lib/Target/NVPTX/NVPTXUtilities.h
    M llvm/lib/Target/NVPTX/NVVMProperties.cpp
    M llvm/lib/Target/NVPTX/NVVMProperties.h
    M llvm/test/CodeGen/NVPTX/nvvm-annotations-D120129.ll
    M llvm/test/CodeGen/NVPTX/param-overalign.ll
    A llvm/test/CodeGen/NVPTX/ret-align-mismatch.ll

  Log Message:
  -----------
  [NVPTX] Cleanup and refactor param align computation, addressing a few minor bugs and discrepancies (#188588)


  Commit: d5364060df42ca6a401439f16c094336ab019519
      https://github.com/llvm/llvm-project/commit/d5364060df42ca6a401439f16c094336ab019519
  Author: Ramkumar Ramachandra <artagnon at tenstorrent.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp

  Log Message:
  -----------
  [VPlan] Strip unused SetOperations hdr (NFC) (#202993)


  Commit: f5a429456f3375c8d2e1a2a0b768cd0ee6651f1d
      https://github.com/llvm/llvm-project/commit/f5a429456f3375c8d2e1a2a0b768cd0ee6651f1d
  Author: ivanrodriguez3753 <48269053+ivanrodriguez3753 at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/include/flang/Parser/dump-parse-tree.h
    M flang/include/flang/Parser/parse-tree.h
    M flang/lib/Parser/unparse.cpp
    M flang/lib/Semantics/resolve-names-utils.cpp
    A flang/test/Semantics/declaration-explicit-array-bounds.f90

  Log Message:
  -----------
  [flang][semantic] parser node types and rewrite for explicit-shape-bounds-spec (#188447)

This commit lays the groundwork for semantic analysis of rank-1 integer array expressions being used as bounds in a declaration with explicit bounds.


  Commit: 652915c8bb58dc5e8370fe417f64949207c0f593
      https://github.com/llvm/llvm-project/commit/652915c8bb58dc5e8370fe417f64949207c0f593
  Author: Andreas Jonson <andjo403 at hotmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/InstCombine/InstCombineCasts.cpp
    M llvm/test/Transforms/InstCombine/trunc.ll

  Log Message:
  -----------
  [InstCombine] Preserve no wrap kinds for trunc in EvaluateInDifferentType (#202233)

proof: https://alive2.llvm.org/ce/z/M2ghfG


  Commit: 8342bf926db0436f0a64f69b4b38238e4fa78ae9
      https://github.com/llvm/llvm-project/commit/8342bf926db0436f0a64f69b4b38238e4fa78ae9
  Author: Razvan Lupusoru <razvan.lupusoru at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/OpenACC/OpenACCCGOps.td
    M mlir/lib/Dialect/OpenACC/IR/OpenACCCG.cpp
    M mlir/test/Dialect/OpenACC/invalid-cg.mlir
    M mlir/test/Dialect/OpenACC/ops-cg.mlir

  Log Message:
  -----------
  [mlir][acc] Add acc.predicate_region for redundant/single semantics (#203011)

Add acc.predicate_region, an intermediate codegen operation that groups
statements at intermediate points in a loop nest within
acc.compute_region. OpenACC distinguishes partitioned loop execution
from single and redundant execution at nest transitions: for example,
gang-redundant code runs on all gangs but not as partitioned gang-loop
iterations, and worker-single or vector-single code runs on one worker
or vector lane rather than across the full worker or vector partition.
This grouping marks code whose execution scope differs from surrounding
partitioned loops, so predication and synchronization can be applied
correctly during lowering.


  Commit: 5784cd3d997c84b42f6eda733949dc260b322170
      https://github.com/llvm/llvm-project/commit/5784cd3d997c84b42f6eda733949dc260b322170
  Author: Petar Avramovic <Petar.Avramovic at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
    A llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/never-uniform-gmir.mir

  Log Message:
  -----------
  AMDGPU/UniformityAnalysis: For G_AMDGPU_WHOLE_WAVE_FUNC_SETUP, always divergent (#203000)


  Commit: 3443243ded167229ddc37e64b7e754854ae1ba2c
      https://github.com/llvm/llvm-project/commit/3443243ded167229ddc37e64b7e754854ae1ba2c
  Author: Jerry Shih <bignose1007 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp
    M mlir/test/Dialect/Linalg/canonicalize.mlir

  Log Message:
  -----------
  [mlir][linalg] add more pattern to fold pack op padding_value. (#198468)

No padding is needed for unit tile size.


  Commit: 22cdece9e73a303253dc1b655dc4269dc3e8b79c
      https://github.com/llvm/llvm-project/commit/22cdece9e73a303253dc1b655dc4269dc3e8b79c
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Driver/ToolChain.h
    M clang/lib/Driver/ToolChain.cpp
    M clang/lib/Driver/ToolChains/AIX.cpp
    M clang/lib/Driver/ToolChains/AIX.h
    M clang/lib/Driver/ToolChains/AMDGPU.cpp
    M clang/lib/Driver/ToolChains/AMDGPU.h
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.h
    M clang/lib/Driver/ToolChains/AVR.cpp
    M clang/lib/Driver/ToolChains/AVR.h
    M clang/lib/Driver/ToolChains/BareMetal.cpp
    M clang/lib/Driver/ToolChains/BareMetal.h
    M clang/lib/Driver/ToolChains/CSKYToolChain.cpp
    M clang/lib/Driver/ToolChains/CSKYToolChain.h
    M clang/lib/Driver/ToolChains/Clang.cpp
    M clang/lib/Driver/ToolChains/Cuda.cpp
    M clang/lib/Driver/ToolChains/Cuda.h
    M clang/lib/Driver/ToolChains/Darwin.cpp
    M clang/lib/Driver/ToolChains/Darwin.h
    M clang/lib/Driver/ToolChains/Flang.cpp
    M clang/lib/Driver/ToolChains/Fuchsia.cpp
    M clang/lib/Driver/ToolChains/Fuchsia.h
    M clang/lib/Driver/ToolChains/Gnu.cpp
    M clang/lib/Driver/ToolChains/Gnu.h
    M clang/lib/Driver/ToolChains/HIPAMD.cpp
    M clang/lib/Driver/ToolChains/HIPAMD.h
    M clang/lib/Driver/ToolChains/HIPSPV.cpp
    M clang/lib/Driver/ToolChains/HIPSPV.h
    M clang/lib/Driver/ToolChains/Hexagon.cpp
    M clang/lib/Driver/ToolChains/Hexagon.h
    M clang/lib/Driver/ToolChains/Linux.cpp
    M clang/lib/Driver/ToolChains/Linux.h
    M clang/lib/Driver/ToolChains/MSP430.cpp
    M clang/lib/Driver/ToolChains/MSP430.h
    M clang/lib/Driver/ToolChains/MSVC.cpp
    M clang/lib/Driver/ToolChains/MSVC.h
    M clang/lib/Driver/ToolChains/MinGW.cpp
    M clang/lib/Driver/ToolChains/MinGW.h
    M clang/lib/Driver/ToolChains/NetBSD.cpp
    M clang/lib/Driver/ToolChains/NetBSD.h
    M clang/lib/Driver/ToolChains/PS4CPU.cpp
    M clang/lib/Driver/ToolChains/PS4CPU.h
    M clang/lib/Driver/ToolChains/SPIRVOpenMP.cpp
    M clang/lib/Driver/ToolChains/SPIRVOpenMP.h
    M clang/lib/Driver/ToolChains/SYCL.cpp
    M clang/lib/Driver/ToolChains/SYCL.h
    M clang/lib/Driver/ToolChains/VEToolchain.cpp
    M clang/lib/Driver/ToolChains/VEToolchain.h
    M clang/lib/Driver/ToolChains/WebAssembly.cpp
    M clang/lib/Driver/ToolChains/WebAssembly.h
    M clang/lib/Driver/ToolChains/XCore.cpp
    M clang/lib/Driver/ToolChains/XCore.h
    M clang/lib/Driver/ToolChains/ZOS.cpp
    M clang/lib/Driver/ToolChains/ZOS.h

  Log Message:
  -----------
  clang: Add BoundArch argument to addClangTargetOptions (#196504)

addClangTargetOptions already has an OffloadKind argument,
but it kind of doesn't make sense for any function to know the
OffloadKind, but not the associated BoundArch.

The current process is kind of convoluted. TranslateArgs
synthesizes a -mcpu argument from BoundArch, and later
addClangTargetOptions re-parses that -mcpu argument each
time it wants the architecture. Add this argument so this
can be cleaned up in a future change.

Co-authored-by: Claude Sonnet 4 <noreply at anthropic.com>


  Commit: ebcb4cee9d37a383c9668ddecc818cbe728a3c02
      https://github.com/llvm/llvm-project/commit/ebcb4cee9d37a383c9668ddecc818cbe728a3c02
  Author: anjenner <161845516+anjenner at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
    M llvm/test/CodeGen/AMDGPU/GlobalISel/atomic_optimizations_mul_one.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fp64-atomics-gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ballot.i32.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ballot.i64.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i64.wave32.ll

  Log Message:
  -----------
  [AMDGPU][GISel] Handle G_AMDGPU_COPY_VCC_SCC in isLaneMaskFromSameBlock (#202923)

This avoids generating some redundant ANDs with exec.

---------

Co-authored-by: Matt Arsenault <arsenm2 at gmail.com>


  Commit: 90545897c07094221c202b959f6192cfb624f94b
      https://github.com/llvm/llvm-project/commit/90545897c07094221c202b959f6192cfb624f94b
  Author: Simon Pilgrim <llvm-dev at redking.me.uk>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    M llvm/test/CodeGen/X86/vector-fshr-128.ll
    M llvm/test/CodeGen/X86/vector-fshr-rot-128.ll
    M llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-8.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-4.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-7.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-5.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll

  Log Message:
  -----------
  [X86] combineTargetShuffle - fold vpermv3(widen(x),mask,widen(y)) -> vpermv(widen(concat(x,y)),mask') (#203031)

We already handle the case where the src vectors were half size, but we
can generalize this to widening from xmm to zmm as well - mainly to help
non-VLX builds

A couple of codesize increases in non-VLX builds - mostly from
additional asm / kill comments, but also due to a couple of poor folds
in combineConcatVectorOps that need further yak shaving.


  Commit: f30f721f7e5f38b2327b443a462f8cf7791e4b73
      https://github.com/llvm/llvm-project/commit/f30f721f7e5f38b2327b443a462f8cf7791e4b73
  Author: cmtice <cmtice at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/test/API/commands/frame/var-dil/expr/Assignment/TestFrameVarDILAssign.py

  Log Message:
  -----------
  [LLDB] Update DIL assignment test to not break on arm-32. (#203007)

Test included a case that was not valid on arm-32. This removes that
case.


  Commit: 826a4840096630bb8a84c4d7dbe9e3c5970cb511
      https://github.com/llvm/llvm-project/commit/826a4840096630bb8a84c4d7dbe9e3c5970cb511
  Author: Krzysztof Parzyszek <Krzysztof.Parzyszek at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/lib/Semantics/check-omp-structure.cpp
    M flang/lib/Semantics/check-omp-structure.h

  Log Message:
  -----------
  [flang][OpenMP] Remove CheckSymbolName{,s}, NFC (#202811)

These functions checked if each OmpObject had a symbol, and emitted a
diagnostic if not. Name not having a symbol is an internal compiler
error (which will be detected separately), and not something actionable
for the user.

Remove these functions since they don't serve any purpose anymore.


  Commit: cb78ee9c55cf1b48f3c8d17cf34353bd26c4c5a1
      https://github.com/llvm/llvm-project/commit/cb78ee9c55cf1b48f3c8d17cf34353bd26c4c5a1
  Author: Petar Avramovic <Petar.Avramovic at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/amdgcn-call-whole-wave.ll
    M llvm/test/CodeGen/AMDGPU/isel-whole-wave-functions.ll
    M llvm/test/CodeGen/AMDGPU/whole-wave-functions.ll

  Log Message:
  -----------
  AMDGPU/GlobalISel: RegBankLegalize rules for WHOLE_WAVE_FUNC setup and return (#203001)


  Commit: e1abcb00a5d897987d71fcb012a5aaa928b826b8
      https://github.com/llvm/llvm-project/commit/e1abcb00a5d897987d71fcb012a5aaa928b826b8
  Author: Jameson Nash <vtjnash at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/CodeGen/CodeGenFunction.h

  Log Message:
  -----------
  [clang] restore Alloca from CreateAggTemp (#202978)

Noticed in post-review feedback on #200427


  Commit: 06cc1baa0e0eced548df56e3f1fdb7df10e4fd86
      https://github.com/llvm/llvm-project/commit/06cc1baa0e0eced548df56e3f1fdb7df10e4fd86
  Author: Peter Collingbourne <pcc at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M compiler-rt/lib/lsan/lsan_common.cpp

  Log Message:
  -----------
  lsan: Document that ptrace_scope needs to be disabled.

As far as I'm aware, this is the reason why
http://45.33.8.238/linux/201640/step_9.txt is failing.

Reviewers: vitalybuka

Pull Request: https://github.com/llvm/llvm-project/pull/202838


  Commit: 939860e16212b40ae1f15cb5dc360eaf653cec2d
      https://github.com/llvm/llvm-project/commit/939860e16212b40ae1f15cb5dc360eaf653cec2d
  Author: adams381 <adams at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/CIR/CodeGen/CIRGenAsm.cpp
    M clang/test/CIR/CodeGen/inline-asm.c

  Log Message:
  -----------
  [CIR] Fix inline asm operand-attr indexing (#202790)

Inline asm with a register operand ordered before a memory operand, e.g. `asm("" :: "r"(i), "m"(g))`, crashes CIRGen at the `"pointer type expected"` / `"element type differs from pointee type"` assertions in `emitAsmStmt`.

The element-type-attribute loop walks `argElemTypes` with a counter that only advances on entries that have an element type, but uses that counter to index the parallel `args` array. The two arrays are the same length (every operand pushes to both, and `assert(args.size() == operandAttrs.size())` enforces it), so the matching value for `argElemTypes[k]` is `args[k]`. As soon as a register operand (null element type) precedes a memory operand (non-null), the counter desyncs and reads the wrong operand — a non-pointer, or a pointer with the wrong pointee.

The fix indexes `args` positionally with `llvm::enumerate`, matching classic CodeGen in `CGStmt.cpp`, which iterates `llvm::enumerate(ArgElemTypes)` and attaches the element-type attribute at `Pair.index()`. New `t35` in `inline-asm.c` covers the register-before-memory ordering and checks the lowered IR against classic codegen.


  Commit: c5c33597bfdba185a6f8d04c0330e386a2e52abf
      https://github.com/llvm/llvm-project/commit/c5c33597bfdba185a6f8d04c0330e386a2e52abf
  Author: Justin T. Gibbs <gibbs at scsiguy.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M compiler-rt/lib/asan/CMakeLists.txt

  Log Message:
  -----------
  [asan] Fix asan_new_delete.cpp C++ header resolution under -nostdinc++ (#202816)

The COMPILER_RT_ASAN_ENABLE_EXCEPTIONS gate in asan/CMakeLists.txt
enables -fexceptions on the C++ slice (RTAsan_cxx /
RTAsan_dynamic_cxx — asan_new_delete.cpp) and tries to expose C++
standard headers to that TU (for forthcoming std::bad_alloc support)
by stripping -nostdinc++ from its cflags. The strip works for native
standalone builds but is wrong for cross builds: the host C++ headers
aren't valid for the target.

Split the C++-slice flag handling into two paths inside the existing
EXCEPTIONS gate:

  * In-tree libc++ available (TARGET cxx-headers OR HAVE_LIBCXX):
    keep -nostdinc++, append ${COMPILER_RT_CXX_CFLAGS} (a generator
    expression that expands to "-isystem <prepared cxx-headers dir>"),
    and add cxx-headers to DEPS so the header tree is staged before
    the compile. Mirrors the pattern in orc / fuzzer / memprof /
    tsan / xray.

  * No in-tree libc++ (typical standalone build): drop -nostdinc++
for the C++ slice TU only so the host toolchain supplies C++ headers.

Reject COMPILER_RT_CXX_LIBRARY=none +
COMPILER_RT_ASAN_ENABLE_EXCEPTIONS=ON
at configure time: that combination opts out of any C++ stdlib while
asking for an exception-enabled C++ slice, silently leaking host headers
into a `none`-mode build.

Assisted by: Claude Opus 4.7


  Commit: dc2a534ba625c7c44dea88b10d6763674bb564ae
      https://github.com/llvm/llvm-project/commit/dc2a534ba625c7c44dea88b10d6763674bb564ae
  Author: Andres-Salamanca <andrealebarbaritos at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/CIR/Dialect/Builder/CIRBaseBuilder.h
    M clang/include/clang/CIR/Dialect/IR/CIROps.td
    M clang/lib/CIR/CodeGen/CIRGenCUDANV.cpp
    M clang/lib/CIR/CodeGen/CIRGenExpr.cpp
    M clang/lib/CIR/CodeGen/CIRGenOpenACCRecipe.cpp
    M clang/lib/CIR/CodeGen/CIRGenStmtOpenACC.cpp
    M clang/lib/CIR/Dialect/IR/CIRDialect.cpp
    M clang/lib/CIR/Dialect/Transforms/CXXABILowering.cpp
    M clang/lib/CIR/Dialect/Transforms/FlattenCFG.cpp
    M clang/lib/CIR/Dialect/Transforms/LoweringPrepare.cpp
    M clang/lib/CIR/Dialect/Transforms/TargetLowering/CIRABIRewriteContext.cpp
    M clang/test/CIR/CodeGen/abi-lower-after-unreachable.cpp
    M clang/test/CIR/CodeGen/abstract-cond.c
    M clang/test/CIR/CodeGen/agg-expr-lvalue.c
    M clang/test/CIR/CodeGen/agg-init-constexpr.cpp
    M clang/test/CIR/CodeGen/amdgpu-call-addrspace-cast.cpp
    M clang/test/CIR/CodeGen/amdgpu-stack-alloca-array-decay.cpp
    M clang/test/CIR/CodeGen/array-ctor.cpp
    M clang/test/CIR/CodeGen/array-dtor.cpp
    M clang/test/CIR/CodeGen/array-init-loop-exprs.cpp
    M clang/test/CIR/CodeGen/array.cpp
    M clang/test/CIR/CodeGen/assign-operator.cpp
    M clang/test/CIR/CodeGen/assume-attr.cpp
    M clang/test/CIR/CodeGen/atomic-thread-fence.c
    M clang/test/CIR/CodeGen/atomic.c
    M clang/test/CIR/CodeGen/base-to-derived.cpp
    M clang/test/CIR/CodeGen/basic.c
    M clang/test/CIR/CodeGen/basic.cpp
    M clang/test/CIR/CodeGen/binassign.c
    M clang/test/CIR/CodeGen/binop.cpp
    M clang/test/CIR/CodeGen/bitfield-union.c
    M clang/test/CIR/CodeGen/bitfields.c
    M clang/test/CIR/CodeGen/bitfields.cpp
    M clang/test/CIR/CodeGen/bitfields_be.c
    M clang/test/CIR/CodeGen/builtins-x86.c
    M clang/test/CIR/CodeGen/call-via-class-member-funcptr.cpp
    M clang/test/CIR/CodeGen/call.c
    M clang/test/CIR/CodeGen/call.cpp
    M clang/test/CIR/CodeGen/cast-cxx20.cpp
    M clang/test/CIR/CodeGen/cast.c
    M clang/test/CIR/CodeGen/cast.cpp
    M clang/test/CIR/CodeGen/choose-expr.cpp
    M clang/test/CIR/CodeGen/class.cpp
    M clang/test/CIR/CodeGen/cleanup-automatic-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-with-wrapper-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-with-wrapper.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional.cpp
    M clang/test/CIR/CodeGen/cleanup-derived-to-base-ref.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-goto-out.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-goto-within.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-tmp-with-exception.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-tmp.cpp
    M clang/test/CIR/CodeGen/cleanup-throw-from-cleanup.cpp
    M clang/test/CIR/CodeGen/cleanup-throwing-dtor.cpp
    M clang/test/CIR/CodeGen/cleanup.cpp
    M clang/test/CIR/CodeGen/cmp.cpp
    M clang/test/CIR/CodeGen/comma.c
    M clang/test/CIR/CodeGen/complex-atomic-cast.c
    M clang/test/CIR/CodeGen/complex-builtins.cpp
    M clang/test/CIR/CodeGen/complex-cast.cpp
    M clang/test/CIR/CodeGen/complex-compound-assignment.cpp
    M clang/test/CIR/CodeGen/complex-mul-div.cpp
    M clang/test/CIR/CodeGen/complex-plus-minus.cpp
    M clang/test/CIR/CodeGen/complex-unary.cpp
    M clang/test/CIR/CodeGen/complex.cpp
    M clang/test/CIR/CodeGen/compound_literal.cpp
    M clang/test/CIR/CodeGen/concept-specialization.cpp
    M clang/test/CIR/CodeGen/constant-expr.cpp
    M clang/test/CIR/CodeGen/copy-constructor.cpp
    M clang/test/CIR/CodeGen/coro-exceptions.cpp
    M clang/test/CIR/CodeGen/coro-task.cpp
    M clang/test/CIR/CodeGen/count-of.c
    M clang/test/CIR/CodeGen/ctor-alias-prev-decl.cpp
    M clang/test/CIR/CodeGen/ctor-alias.cpp
    M clang/test/CIR/CodeGen/ctor-null-init.cpp
    M clang/test/CIR/CodeGen/ctor-try-body.cpp
    M clang/test/CIR/CodeGen/ctor.cpp
    M clang/test/CIR/CodeGen/cxx-conversion-operators.cpp
    M clang/test/CIR/CodeGen/cxx-default-init.cpp
    M clang/test/CIR/CodeGen/cxx-rewritten-binary-operator.cpp
    M clang/test/CIR/CodeGen/cxx-traits.cpp
    M clang/test/CIR/CodeGen/cxx23-explicit-object-member.cpp
    M clang/test/CIR/CodeGen/defaultarg.cpp
    M clang/test/CIR/CodeGen/deferred-fn-defs.cpp
    M clang/test/CIR/CodeGen/delegating-ctor-exceptions.cpp
    M clang/test/CIR/CodeGen/delegating-ctor.cpp
    M clang/test/CIR/CodeGen/delete-array-throwing-dtor.cpp
    M clang/test/CIR/CodeGen/delete-array-unsized-dtor.cpp
    M clang/test/CIR/CodeGen/delete-array.cpp
    M clang/test/CIR/CodeGen/delete-destroying.cpp
    M clang/test/CIR/CodeGen/delete.cpp
    M clang/test/CIR/CodeGen/derived-to-base.cpp
    M clang/test/CIR/CodeGen/destructors.cpp
    M clang/test/CIR/CodeGen/dtor-alias-prev-decl.cpp
    M clang/test/CIR/CodeGen/dtor-alias.cpp
    M clang/test/CIR/CodeGen/dtors.cpp
    M clang/test/CIR/CodeGen/embed-expr.c
    M clang/test/CIR/CodeGen/empty-union.c
    M clang/test/CIR/CodeGen/empty-union.cpp
    M clang/test/CIR/CodeGen/fixed-point-literal.c
    M clang/test/CIR/CodeGen/forrange.cpp
    M clang/test/CIR/CodeGen/generic-selection.c
    M clang/test/CIR/CodeGen/global-array-dtor.cpp
    M clang/test/CIR/CodeGen/global-init.cpp
    M clang/test/CIR/CodeGen/gnu-null.cpp
    M clang/test/CIR/CodeGen/gnu-ptr-math.c
    M clang/test/CIR/CodeGen/if.cpp
    M clang/test/CIR/CodeGen/implicit-return-zero.c
    M clang/test/CIR/CodeGen/implicit-value-init-expr.cpp
    M clang/test/CIR/CodeGen/inherited-ctors.cpp
    M clang/test/CIR/CodeGen/init-list-lvalue.cpp
    M clang/test/CIR/CodeGen/initializer-list-two-pointers.cpp
    M clang/test/CIR/CodeGen/inline-asm.c
    M clang/test/CIR/CodeGen/inline-cxx-func.cpp
    M clang/test/CIR/CodeGen/instantiate-init.cpp
    M clang/test/CIR/CodeGen/kr-func-promote.c
    M clang/test/CIR/CodeGen/label-values.c
    M clang/test/CIR/CodeGen/label.c
    M clang/test/CIR/CodeGen/lambda-decomp-decl-captures.cpp
    M clang/test/CIR/CodeGen/lambda-dtor-field.cpp
    M clang/test/CIR/CodeGen/lambda-static-invoker-agg-return.cpp
    M clang/test/CIR/CodeGen/lambda-static-invoker.cpp
    M clang/test/CIR/CodeGen/lambda.cpp
    M clang/test/CIR/CodeGen/launder.cpp
    M clang/test/CIR/CodeGen/local-vars.cpp
    M clang/test/CIR/CodeGen/long-double-inc-dec.cpp
    M clang/test/CIR/CodeGen/loop.cpp
    M clang/test/CIR/CodeGen/mem-expr-fn.cpp
    M clang/test/CIR/CodeGen/member-functions.cpp
    M clang/test/CIR/CodeGen/multi-vtable.cpp
    M clang/test/CIR/CodeGen/new-array-in-ternary.cpp
    M clang/test/CIR/CodeGen/new-delete-deactivation.cpp
    M clang/test/CIR/CodeGen/new-delete.cpp
    M clang/test/CIR/CodeGen/new.cpp
    M clang/test/CIR/CodeGen/no-odr-use.cpp
    M clang/test/CIR/CodeGen/noexcept.cpp
    M clang/test/CIR/CodeGen/non-scalar-lval-return.cpp
    M clang/test/CIR/CodeGen/non-type-template-param.cpp
    M clang/test/CIR/CodeGen/nonzeroinit-struct.cpp
    M clang/test/CIR/CodeGen/nrvo.cpp
    M clang/test/CIR/CodeGen/nullptr-init.cpp
    M clang/test/CIR/CodeGen/opaque.c
    M clang/test/CIR/CodeGen/opaque.cpp
    M clang/test/CIR/CodeGen/openmp_default_simd_align.c
    M clang/test/CIR/CodeGen/pack-indexing.cpp
    M clang/test/CIR/CodeGen/paren-init-list-eh.cpp
    M clang/test/CIR/CodeGen/paren-init-list.cpp
    M clang/test/CIR/CodeGen/paren-list-agg-init.cpp
    M clang/test/CIR/CodeGen/partial-array-cleanup.cpp
    M clang/test/CIR/CodeGen/pass-object-size.c
    M clang/test/CIR/CodeGen/placement-new.cpp
    M clang/test/CIR/CodeGen/pointer-to-data-member-cast.cpp
    M clang/test/CIR/CodeGen/pointer-to-data-member.cpp
    M clang/test/CIR/CodeGen/pointer-to-member-func-cast.cpp
    M clang/test/CIR/CodeGen/pointer-to-member-func.cpp
    M clang/test/CIR/CodeGen/replace-global.cpp
    M clang/test/CIR/CodeGen/requires-expr.cpp
    M clang/test/CIR/CodeGen/self-assign.c
    M clang/test/CIR/CodeGen/size-of-vla.cpp
    M clang/test/CIR/CodeGen/source-loc.cpp
    M clang/test/CIR/CodeGen/statement-exprs.c
    M clang/test/CIR/CodeGen/static-local-arm-guard.cpp
    M clang/test/CIR/CodeGen/static-local.cpp
    M clang/test/CIR/CodeGen/stmt-expr.cpp
    M clang/test/CIR/CodeGen/string-literals.cpp
    M clang/test/CIR/CodeGen/struct-init.cpp
    M clang/test/CIR/CodeGen/struct.c
    M clang/test/CIR/CodeGen/struct.cpp
    M clang/test/CIR/CodeGen/switch-cleanup.cpp
    M clang/test/CIR/CodeGen/switch.cpp
    M clang/test/CIR/CodeGen/switch_flat_op.cpp
    M clang/test/CIR/CodeGen/temp-param-obj-decl.cpp
    M clang/test/CIR/CodeGen/temporary-materialization-adjust.cpp
    M clang/test/CIR/CodeGen/temporary-materialization.cpp
    M clang/test/CIR/CodeGen/ternary-throw.cpp
    M clang/test/CIR/CodeGen/ternary.cpp
    M clang/test/CIR/CodeGen/thread-local-in-func.cpp
    M clang/test/CIR/CodeGen/three-way-cmp.cpp
    M clang/test/CIR/CodeGen/throws.cpp
    M clang/test/CIR/CodeGen/thunks.cpp
    M clang/test/CIR/CodeGen/trivial-ctor-const-init.cpp
    M clang/test/CIR/CodeGen/try-catch-all-with-cleanup.cpp
    M clang/test/CIR/CodeGen/try-catch-non-trivial-copy.cpp
    M clang/test/CIR/CodeGen/try-catch.cpp
    M clang/test/CIR/CodeGen/try-no-throwing-calls.cpp
    M clang/test/CIR/CodeGen/typedef.c
    M clang/test/CIR/CodeGen/unary.cpp
    M clang/test/CIR/CodeGen/union-agg-init.c
    M clang/test/CIR/CodeGen/union-agg-init.cpp
    M clang/test/CIR/CodeGen/union.c
    M clang/test/CIR/CodeGen/var-arg-aggregate.c
    M clang/test/CIR/CodeGen/var_arg.c
    M clang/test/CIR/CodeGen/variable-decomposition.cpp
    M clang/test/CIR/CodeGen/vbase.cpp
    M clang/test/CIR/CodeGen/vector-ext-element.cpp
    M clang/test/CIR/CodeGen/vector-ext.cpp
    M clang/test/CIR/CodeGen/vector.cpp
    M clang/test/CIR/CodeGen/virtual-destructor-calls.cpp
    M clang/test/CIR/CodeGen/virtual-fn-calls-eh.cpp
    M clang/test/CIR/CodeGen/virtual-function-calls.cpp
    M clang/test/CIR/CodeGen/vla-pointer-arith.c
    M clang/test/CIR/CodeGen/vla.c
    M clang/test/CIR/CodeGen/vtt.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-address-of.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-bcopy.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-bit-cast.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-call.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-constant-p.c
    M clang/test/CIR/CodeGenBuiltins/builtin-fcmp-sse.c
    M clang/test/CIR/CodeGenBuiltins/builtin-offset-of.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-prefetch.c
    M clang/test/CIR/CodeGenBuiltins/builtin-printf.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-setjmp-longjmp.c
    M clang/test/CIR/CodeGenBuiltins/builtin-signbit.c
    M clang/test/CIR/CodeGenCUDA/address-spaces.cu
    M clang/test/CIR/CodeGenCUDA/device-printf.cu
    M clang/test/CIR/CodeGenCUDA/kernel-call.cu
    M clang/test/CIR/CodeGenCXX/global-refs.cpp
    M clang/test/CIR/CodeGenCXX/lvalue-nttp.cpp
    M clang/test/CIR/CodeGenCXX/new-array-init-list-non-trivial-dtor.cpp
    M clang/test/CIR/CodeGenCXX/new-array-init.cpp
    M clang/test/CIR/CodeGenCXX/simple-reinterpret-const-cast.cpp
    M clang/test/CIR/CodeGenCXX/sizeof-pack.cpp
    M clang/test/CIR/CodeGenCXX/typeid.cpp
    M clang/test/CIR/CodeGenCXX/vtable-virt-thunk-adj.cpp
    M clang/test/CIR/CodeGenCXX/x86_64-arguments.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-capture.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-read.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-update.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-write.cpp
    M clang/test/CIR/CodeGenOpenACC/cache.c
    M clang/test/CIR/CodeGenOpenACC/combined-copy.c
    M clang/test/CIR/CodeGenOpenACC/combined-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/combined-firstprivate-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-copy.c
    M clang/test/CIR/CodeGenOpenACC/compute-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause-templates.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause.c
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause-templates.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause.c
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-default-ops.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-float.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-int.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-unsigned-int.c
    M clang/test/CIR/CodeGenOpenACC/data-copy-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/data.c
    M clang/test/CIR/CodeGenOpenACC/declare-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-copyin.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-copyout.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-create.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-deviceptr.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-deviceresident.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-link.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-present.cpp
    M clang/test/CIR/CodeGenOpenACC/enter-data.c
    M clang/test/CIR/CodeGenOpenACC/exit-data.c
    M clang/test/CIR/CodeGenOpenACC/firstprivate-clause-recipes.cpp
    M clang/test/CIR/CodeGenOpenACC/host_data.c
    M clang/test/CIR/CodeGenOpenACC/init.c
    M clang/test/CIR/CodeGenOpenACC/kernels.c
    M clang/test/CIR/CodeGenOpenACC/loop-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop.cpp
    M clang/test/CIR/CodeGenOpenACC/parallel.c
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/reduction-clause-recipes.cpp
    M clang/test/CIR/CodeGenOpenACC/serial.c
    M clang/test/CIR/CodeGenOpenACC/set.c
    M clang/test/CIR/CodeGenOpenACC/shutdown.c
    M clang/test/CIR/CodeGenOpenACC/update.c
    M clang/test/CIR/CodeGenOpenACC/wait.c
    M clang/test/CIR/CodeGenOpenCL/address-space-local-var.clcpp
    M clang/test/CIR/CodeGenOpenCL/as_type.cl
    M clang/test/CIR/CodeGenOpenCL/vector.cl
    M clang/test/CIR/CodeGenOpenMP/omp-llvmir.c
    M clang/test/CIR/CodeGenOpenMP/parallel.c
    M clang/test/CIR/IR/alloca.cir
    M clang/test/CIR/IR/array-ctor.cir
    M clang/test/CIR/IR/array-dtor.cir
    M clang/test/CIR/IR/array.cir
    M clang/test/CIR/IR/binassign.cir
    M clang/test/CIR/IR/bitfield_info.cir
    M clang/test/CIR/IR/cmp.cir
    M clang/test/CIR/IR/construct-catch-param.cir
    M clang/test/CIR/IR/func-attrs.cir
    M clang/test/CIR/IR/func.cir
    M clang/test/CIR/IR/indirect-br.cir
    M clang/test/CIR/IR/inline-asm.cir
    M clang/test/CIR/IR/invalid-complex.cir
    M clang/test/CIR/IR/invalid-construct-catch-param.cir
    M clang/test/CIR/IR/invalid-data-member.cir
    M clang/test/CIR/IR/invalid-throw.cir
    M clang/test/CIR/IR/invalid-try-catch.cir
    M clang/test/CIR/IR/lifetime.cir
    M clang/test/CIR/IR/method-attr.cir
    M clang/test/CIR/IR/resume-flat.cir
    M clang/test/CIR/IR/struct.cir
    M clang/test/CIR/IR/throw.cir
    M clang/test/CIR/IR/unary.cir
    M clang/test/CIR/IR/vector.cir
    M clang/test/CIR/IR/vtable-addrpt.cir
    M clang/test/CIR/IR/vtt-addrpoint.cir
    M clang/test/CIR/Lowering/address-space.cir
    M clang/test/CIR/Lowering/alloca.cir
    M clang/test/CIR/Lowering/binop-bool.cir
    M clang/test/CIR/Lowering/binop-fp.cir
    M clang/test/CIR/Lowering/binop-signed-int.cir
    M clang/test/CIR/Lowering/binop-unsigned-int.cir
    M clang/test/CIR/Lowering/cast.cir
    M clang/test/CIR/Lowering/goto.cir
    M clang/test/CIR/Lowering/inline-asm.cir
    M clang/test/CIR/Lowering/lifetime.cir
    M clang/test/CIR/Lowering/omp-target-map.cir
    M clang/test/CIR/Lowering/resume-flat.cir
    M clang/test/CIR/Lowering/switch.cir
    M clang/test/CIR/Lowering/vtt-addrpoint.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-int-to-record.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-return-larger.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-to-int.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-to-record-via-memory.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-vector-to-complex.cir
    M clang/test/CIR/Transforms/canonicalize.cir
    M clang/test/CIR/Transforms/complex-create-fold.cir
    M clang/test/CIR/Transforms/complex-imag-fold.cir
    M clang/test/CIR/Transforms/complex-real-fold.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-construct-catch-invalid.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-construct-catch.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-itanium.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-eh.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-multi-exit.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-simple.cir
    M clang/test/CIR/Transforms/flatten-throwing-in-cleanup.cir
    M clang/test/CIR/Transforms/flatten-try-op.cir
    M clang/test/CIR/Transforms/goto_solver.cir
    M clang/test/CIR/Transforms/hoist-allocas.cir
    M clang/test/CIR/Transforms/mem2reg.cir
    M clang/test/CIR/Transforms/scope.cir
    M clang/test/CIR/Transforms/switch-fold.cir
    M clang/test/CIR/Transforms/switch.cir
    M clang/test/CIR/Transforms/ternary-fold.cir
    M clang/test/CIR/Transforms/ternary.cir
    M clang/test/CIR/Transforms/vector-extract-fold.cir
    M clang/test/CIR/func-simple.cpp
    M clang/unittests/CIR/PointerLikeTest.cpp

  Log Message:
  -----------
  [CIR] Add custom assembly format for alloca op to fix flag parsing (#198962)

The previously used assembly format was generating code like:
```cpp
  if (::mlir::succeeded(parser.parseOptionalComma())) {
    props.init = parser.getBuilder().getUnitAttr();
    if (parser.parseKeyword("init"))
      return ::mlir::failure();
  }
```
This means that upon seeing any comma, the parser would immediately set
the `init` attribute and then expect the keyword "init" to follow. So a
valid input like `["n", const]` would fail with:
```bash
  error: expected 'init'
```


  Commit: 91f2a3008d3d0fb15b7e2a70229002403c140493
      https://github.com/llvm/llvm-project/commit/91f2a3008d3d0fb15b7e2a70229002403c140493
  Author: Vinit Deodhar <vadeodhar89 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/Linalg/IR/LinalgEnums.td
    M mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp
    M mlir/lib/Dialect/Linalg/Transforms/Specialize.cpp
    M mlir/test/Dialect/Linalg/roundtrip-morphism-linalg-category-ops.mlir
    M mlir/test/Dialect/Linalg/specialize-generic-ops.mlir

  Log Message:
  -----------
  [mlir][linalg] Add inverse triag, log  to elementwise ops (#202786)

Follow up to #200950

Add acos, acosh, asin, asinh, atan, atanh, log10, log1p, log2 to
elementwise ops

These math operations are added as UnaryFn enum cases and supported
through linalg.elementwise only, with no named op definitions. The
specialize pass converts linalg.generic containing these math ops to
linalg.elementwise when emitting category ops

Co-authored-by: Vinit Deodhar <vinitdeodhar at users.noreply.github.com>


  Commit: 3a2fbe5fe6264e73e338042808ea094ef7b7632b
      https://github.com/llvm/llvm-project/commit/3a2fbe5fe6264e73e338042808ea094ef7b7632b
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb] Add more Mach-O export trie unit tests (NFC) (#202814)

Extend MachOTrieTest with cases that exercise ParseTrieEntries paths the
existing tests miss, all against the current parser with no functional
change. They cover well-formed edge cases (sibling breadth, empty and
single-character edge labels, large multi-byte addresses, ARM/Thumb and
stub-resolver handling, mixed exports and re-exports) and malformed
input that must be tolerated or rejected without crashing (a shared
subtree, an unterminated edge string, an excessive children count, a
truncated terminalSize, and an out-of-range start offset).

Assisted-by: Claude


  Commit: 5643415c597627672a78208ab30c9ac0ae7c2982
      https://github.com/llvm/llvm-project/commit/5643415c597627672a78208ab30c9ac0ae7c2982
  Author: Johannes Doerfert <jdoerfert.llvm at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/test/OpenMP/amdgcn_weak_alias.c
    M clang/test/OpenMP/declare_target_codegen.cpp
    M clang/test/OpenMP/target_codegen.cpp
    M clang/test/OpenMP/target_depend_codegen.cpp
    M clang/test/OpenMP/target_indirect_codegen.cpp
    M clang/test/OpenMP/target_parallel_depend_codegen.cpp
    M clang/test/OpenMP/target_parallel_for_depend_codegen.cpp
    M clang/test/OpenMP/target_parallel_for_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_simd_codegen.cpp
    M clang/test/OpenMP/target_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_parallel_for_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_parallel_for_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_simd_depend_codegen.cpp
    M llvm/include/llvm/Frontend/Offloading/Utility.h
    M llvm/lib/Frontend/Offloading/Utility.cpp
    M llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp
    M mlir/test/Target/LLVMIR/omptarget-declare-target-llvm-host.mlir
    M mlir/test/Target/LLVMIR/omptarget-declare-target-to-host.mlir

  Log Message:
  -----------
  [OpenMP] Use ext linkage for kernels handles and globals handles keep… (#202827)

… linkage

Host handles are now emmitted with external linkage to clash if two
kernels with the same name are registered. This could have happen right
now and silently corrupt the program, but it can happen more easily once
we allow users to name their kernels.

In the same patch we make global variable handles retain the linkage of
the global variable, forcing clashes for external ones and continue to
support weak use cases. The exception is common linkage, which we
transform into weak for the entry as there is no zero initialization.


  Commit: e0111e951c105e3975b6aad2b0adf94a6d005028
      https://github.com/llvm/llvm-project/commit/e0111e951c105e3975b6aad2b0adf94a6d005028
  Author: Aditya Medhane <sherlockedaditya at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Frontend/ASTUnit.cpp
    M clang/lib/Frontend/CompilerInvocation.cpp

  Log Message:
  -----------
  [clang] Fix -Wunused-template in frontend helpers (NFC) (#202980)

Two frontend templates trip `-Wunused-template`.

In `ASTUnit.cpp`, `moveOnNoError` is an unused duplicate (the live copy
lives in `PrecompiledPreamble.cpp`), so it's removed.

In `CompilerInvocation.cpp`, `mergeMaskValue` and `extractMaskValue` are
the option-marshalling helpers that `OptParser.td` names for bitfield
options. No option currently uses that kind, so they never instantiate.
They're kept and marked `[[maybe_unused]]`, since deleting them would
break any future bitfield option.

NFC.

Part of #202945.


  Commit: 037e0f1f7d02efd7a680236dbbcc36b779fef22a
      https://github.com/llvm/llvm-project/commit/037e0f1f7d02efd7a680236dbbcc36b779fef22a
  Author: Jan Svoboda <jan_svoboda at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/CAS/OnDiskGraphDB.cpp

  Log Message:
  -----------
  [CAS] Bypass IO sandbox in `OnDiskGraphDB::store()` (#202760)

The sandbox is currently only bypassed in
`OnDiskGraphDB::createStandaloneLeaf()`, but the calling function
`store()` may also initiate some IO by calling `MappedTempFile::keep()`
whose parent `TempFile::keep()` calls `sys::fs::closeFile()`. Let's move
the sandbox disablement to the caller to avoid violations.

rdar://177274700


  Commit: 5fc41f90ebb19f7b28c8a11c477856634a9a868f
      https://github.com/llvm/llvm-project/commit/5fc41f90ebb19f7b28c8a11c477856634a9a868f
  Author: Aditya Medhane <sherlockedaditya at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Analysis/Analyses/LifetimeSafety/Utils.h
    M clang/lib/AST/ASTImporter.cpp
    M clang/lib/AST/ByteCode/InterpHelpers.h
    M clang/lib/ASTMatchers/Dynamic/Marshallers.h
    M clang/lib/Analysis/FlowSensitive/DataflowAnalysisContext.cpp
    M clang/lib/CrossTU/CrossTranslationUnit.cpp

  Log Message:
  -----------
  [clang] Fix -Wunused-template in AST and analysis helpers (NFC) (#202977)

Several function templates across clang's AST and analysis code trip
`-Wunused-template`. Three kinds of fix here:

- Header templates with internal linkage (`static`), which gives each TU
its own copy and a latent ODR hazard. Drop `static` in `InterpHelpers.h`
(`handleOverflow`), `Marshallers.h` (the `matcherMarshall*`,
`mergePolyMatchers`, and `outvalueToVariantMatcher` helpers), and
`LifetimeSafety/Utils.h` (`join`). Templates are implicitly inline, so
nothing else changes.
- Dead code: `castAttrAs` in `ASTImporter.cpp` has no callers, so it's
removed.
- Assert-only helpers compiled out in release builds, marked
`[[maybe_unused]]`: `getKeys` in `DataflowAnalysisContext.cpp` and the
`hasBodyOrInit` template in `CrossTranslationUnit.cpp`.

NFC.

Part of #202945.


  Commit: b25bc371ac5a97b4e91b5b4632923007e33f20f1
      https://github.com/llvm/llvm-project/commit/b25bc371ac5a97b4e91b5b4632923007e33f20f1
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Driver/Driver.cpp
    M clang/lib/Driver/ToolChain.cpp
    M clang/lib/Driver/ToolChains/Clang.cpp
    M clang/lib/Driver/ToolChains/HIPUtility.cpp
    M clang/lib/Driver/ToolChains/Hexagon.cpp
    M clang/test/Driver/aarch64-cortex-a35.c
    M clang/test/Driver/aarch64-cortex-a53.c
    M clang/test/Driver/aarch64-cortex-a55.c
    M clang/test/Driver/aarch64-cortex-a57.c
    M clang/test/Driver/aarch64-cortex-a72.c
    M clang/test/Driver/aarch64-cortex-a73.c
    M clang/test/Driver/aarch64-cortex-a75.c
    M clang/test/Driver/aarch64-cortex-a76.c
    M clang/test/Driver/aarch64-fp16.c
    M clang/test/Driver/aarch64-march.c
    M clang/test/Driver/aarch64-mcpu.c
    M clang/test/Driver/aarch64-oryon-1.c
    M clang/test/Driver/aarch64-thunderx2t99.c
    M clang/test/Driver/aarch64-thunderx3t110.c
    M clang/test/Driver/aarch64-v81a.c
    M clang/test/Driver/aarch64-v83a.c
    M clang/test/Driver/aarch64-v84a.c
    M clang/test/Driver/aarch64-v8a.c

  Log Message:
  -----------
  clang: Construct toolchains with normalized triples (#201869)

Avoid littering calls to normalize around by ensuring toolchains
always use a normalized triple. The test changes are due to
inconsistencies in the behavior of the triple APIs. If the arch name
is empty, normalize leaves it unchanged. If the triple is archname--,
normalize will expand the empty groups to be unknown. setArchName
will introduce the empty groups, which occurs in some of the triple
modifying driver path (mostly the handling of the endianness -m flags).

Driver is still holding onto a raw, unnormalized string triple but
leave that for a later cleanup.

Co-authored-by: Claude Sonnet 4 <noreply at anthropic.com>


  Commit: 8d478d367bfd57630c483eb50c7984dc819269f0
      https://github.com/llvm/llvm-project/commit/8d478d367bfd57630c483eb50c7984dc819269f0
  Author: Devon Loehr <DKLoehr at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/misc/DefinitionsInHeadersCheck.cpp
    M clang-tools-extra/clangd/SemanticHighlighting.cpp
    M clang-tools-extra/clangd/refactor/tweaks/DefineInline.cpp
    M clang/docs/ReleaseNotes.rst
    M clang/include/clang/AST/Decl.h
    M clang/include/clang/AST/DeclTemplate.h
    M clang/include/clang/AST/JSONNodeDumper.h
    M clang/include/clang/AST/RecursiveASTVisitor.h
    M clang/include/clang/ASTMatchers/ASTMatchers.h
    M clang/include/clang/ASTMatchers/ASTMatchersInternal.h
    M clang/include/clang/Basic/Specifiers.h
    M clang/include/clang/Sema/Sema.h
    M clang/lib/AST/ASTContext.cpp
    M clang/lib/AST/ASTDumper.cpp
    M clang/lib/AST/ASTImporter.cpp
    M clang/lib/AST/Comment.cpp
    M clang/lib/AST/Decl.cpp
    M clang/lib/AST/DeclPrinter.cpp
    M clang/lib/AST/DeclTemplate.cpp
    M clang/lib/AST/JSONNodeDumper.cpp
    M clang/lib/AST/TextNodeDumper.cpp
    M clang/lib/ASTMatchers/Dynamic/Registry.cpp
    M clang/lib/Analysis/ExprMutationAnalyzer.cpp
    M clang/lib/CIR/CodeGen/CIRGenVTables.cpp
    M clang/lib/CodeGen/CGVTables.cpp
    M clang/lib/Index/IndexingContext.cpp
    M clang/lib/InstallAPI/Visitor.cpp
    M clang/lib/Parse/ParseDeclCXX.cpp
    M clang/lib/Sema/HLSLExternalSemaSource.cpp
    M clang/lib/Sema/SemaConcept.cpp
    M clang/lib/Sema/SemaDecl.cpp
    M clang/lib/Sema/SemaDeclCXX.cpp
    M clang/lib/Sema/SemaExprMember.cpp
    M clang/lib/Sema/SemaOverload.cpp
    M clang/lib/Sema/SemaTemplate.cpp
    M clang/lib/Sema/SemaTemplateDeduction.cpp
    M clang/lib/Sema/SemaTemplateDeductionGuide.cpp
    M clang/lib/Sema/SemaTemplateInstantiate.cpp
    M clang/lib/Sema/SemaTemplateInstantiateDecl.cpp
    M clang/lib/Serialization/ASTReaderDecl.cpp
    M clang/lib/Serialization/ASTWriterDecl.cpp
    M clang/lib/StaticAnalyzer/Core/BugSuppression.cpp
    M clang/lib/Tooling/Syntax/BuildTree.cpp
    M clang/test/AST/ast-dump-templates-pattern.cpp
    M clang/test/CXX/basic/basic.link/p11.cpp
    M clang/test/CXX/temp/temp.arg/temp.arg.template/p3-2a.cpp
    M clang/test/CXX/temp/temp.constr/temp.constr.decl/p4.cpp
    M clang/test/CXX/temp/temp.decls/temp.spec.partial/temp.spec.partial.member/p2.cpp
    M clang/test/CXX/temp/temp.spec/temp.expl.spec/p7.cpp
    M clang/test/CodeGenCXX/default-arguments.cpp
    M clang/test/CodeGenCXX/explicit-instantiation.cpp
    M clang/test/SemaCXX/deduced-return-type-cxx14.cpp
    M clang/test/SemaTemplate/concepts-out-of-line-def.cpp
    M clang/test/SemaTemplate/friend-template.cpp
    M clang/test/SemaTemplate/instantiate-scope.cpp
    M clang/test/Templight/templight-default-func-arg.cpp
    M clang/test/Templight/templight-empty-entries-fix.cpp
    M clang/tools/libclang/CIndex.cpp
    M clang/unittests/AST/ASTImporterTest.cpp
    M clang/unittests/ASTMatchers/ASTMatchersTraversalTest.cpp
    M lldb/source/Plugins/Language/CPlusPlus/CPlusPlusLanguage.cpp
    M lldb/source/Plugins/TypeSystem/Clang/TypeSystemClang.cpp

  Log Message:
  -----------
  Revert "[clang] Reland: fix getTemplateInstantiationArgs (#202088)" (#203024)

This reverts commit aca0ce5a7339a892e6405f23f19cb7a9931e18e7.

That commit is causing several compile failures (in
[chromium](https://github.com/llvm/llvm-project/pull/202088#issuecomment-4664022394))
and assertion failures (#202109, #202106), so let's back it out for now.


  Commit: b9b624f3479156be71379beefec5d936d5eb078f
      https://github.com/llvm/llvm-project/commit/b9b624f3479156be71379beefec5d936d5eb078f
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.cpp
    M lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb] Reject a zero child offset in the Mach-O export trie (#203055)

A child node offset of 0 points back at the root. ParseTrieEntries
silently skipped such a child because of a leftover guard from before
the walk tracked visited nodes, letting a malformed trie parse as valid.

Drop the guard so the visited-node set rejects it as the cycle it is,
matching how LLVM's MachO export-trie reader treats a child pointing at
an already-visited node.


  Commit: 1b06b0b5795523e0b14b9f5ff9756bf78eed5567
      https://github.com/llvm/llvm-project/commit/1b06b0b5795523e0b14b9f5ff9756bf78eed5567
  Author: gulfemsavrun <gulfem at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/test/Preprocessor/cl-pathmap.c

  Log Message:
  -----------
  [clang][test] Fix cl-pathmap.c test failure on mac (#203043)

Add '--' before '%s' in the preprocessor test to
prevent the path (which typically starts with '/Users' 
on macOS) from being interpreted as an option.


  Commit: 281f5d0c739fbc6a27dee7d6075985e002614711
      https://github.com/llvm/llvm-project/commit/281f5d0c739fbc6a27dee7d6075985e002614711
  Author: Ben Shi <2283975856 at qq.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AVR/Disassembler/AVRDisassembler.cpp

  Log Message:
  -----------
  [AVR][NFC] Remove useless include statements (#202950)


  Commit: 976282b5bd3c7aa628c12edaad30b17e07817bc4
      https://github.com/llvm/llvm-project/commit/976282b5bd3c7aa628c12edaad30b17e07817bc4
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Driver/ToolChains/AMDGPU.cpp

  Log Message:
  -----------
  clang: Remove BoundArch assert in AMDGPUToolChain::addClangTargetOptions (#203060)

This was assuming that the offload languages use a subclass, and
only OpenCL hits the AMDGPUToolChain base class. Flang violates this,
and passes in the wrong values. Delete the assert for now.


  Commit: 42baf9535ec3874dd53d28e27ca3d7653233605b
      https://github.com/llvm/llvm-project/commit/42baf9535ec3874dd53d28e27ca3d7653233605b
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/SpecialCaseList.cpp

  Log Message:
  -----------
  [NFC][SpecialCaseList] Use helper for version checks (#203023)


  Commit: 6ee9d90c58c4c7194f3a552e01a3e44c376cdfbe
      https://github.com/llvm/llvm-project/commit/6ee9d90c58c4c7194f3a552e01a3e44c376cdfbe
  Author: Raphael Isemann <rise at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/ExpressionParser/Clang/IRForTarget.cpp

  Log Message:
  -----------
  [lldb] Fix mod-while-iteration in IRForTarget (#203035)

We modify the IR module here while iterating over it. Use the usual list
trick to delay modification until after the loop.

This was uncovered by bccd1b9cb744e5dd96ee59baa4bf4583457feea3


  Commit: 9fa5f887d051c0ab63cfdd41dd15f0b350b20f93
      https://github.com/llvm/llvm-project/commit/9fa5f887d051c0ab63cfdd41dd15f0b350b20f93
  Author: Miguel A. Arroyo <miguel.arroyo at rockstargames.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Passes/StandardInstrumentations.cpp
    M llvm/test/Other/dump-before-after.ll

  Log Message:
  -----------
  [llvm] Fix crash with -ir-dump-directory & analysis passes (#202477)

The `StandardInstrumentations` were not filtering out analysis passes
(e.g. `-print-after-all`, etc).

* When printing to `stdout`, this results in additional output that is
unnecessary.
* When using `-ir-dump-directory` because the `PassID` is used for the
filename it results in an invalid file path causing the compiler to
crash. This becomes apparent with `-O1` or higher (e.g. `clang++ -mllvm
-print-before-all -mllvm -ir-dump-directory=dumpdir -O1 -S test.cpp`).

An example of the crash is shown below:
```
fatal error: error in backend: Failed to open dumpdir\18-a1a2011b35962283-module-RequireAnalysisPass<llvm::GlobalsAA, llvm::Module,
      llvm::AnalysisManager<Module>>-before.ll to support -ir-dump-directory: invalid argument
```

Note that with `LLVM_ENABLE_IO_SANDBOX` the error is more ambiguous
showing up as `fatal error: error in backend: IO sandbox violation`.


  Commit: 52e6b3612a3a27c69be9f86e7272e7ec01df9f9e
      https://github.com/llvm/llvm-project/commit/52e6b3612a3a27c69be9f86e7272e7ec01df9f9e
  Author: Jonathan L'Work <113400649+Jonathan03ant at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/llvm.sponentry.ll

  Log Message:
  -----------
  [AMDGPU][GISEL] Adding RegBankLegalize rules for G_AMDGPU_SPONENTRY (#200864)


  Commit: 2a6eae60aca0fbf27a151b6f7f44971572cf07ae
      https://github.com/llvm/llvm-project/commit/2a6eae60aca0fbf27a151b6f7f44971572cf07ae
  Author: Florian Hahn <flo at fhahn.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
    M llvm/lib/Transforms/Vectorize/VPlanAnalysis.cpp
    M llvm/lib/Transforms/Vectorize/VPlanConstruction.cpp
    M llvm/lib/Transforms/Vectorize/VPlanDominatorTree.h
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.h
    M llvm/unittests/Transforms/Vectorize/VPlanTestBase.h

  Log Message:
  -----------
  [VPlan] Compute VPDominatorTree upfront, pass to passes (NFC) (#203058)

createHeaderPhiRecipes and replaceSymbolicStrides both run on the
initial plain-CFG VPlan0 before loop regions are created, and each
recomputed its own VPDominatorTree internally. Since the block-level CFG
is unchanged between them, compute the dominator tree once in the caller
and pass it in by const reference, avoiding a redundant recalculation.


  Commit: 054a840e0370704c9a9705f5660861f0364d08d8
      https://github.com/llvm/llvm-project/commit/054a840e0370704c9a9705f5660861f0364d08d8
  Author: Florian Hahn <flo at fhahn.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h
    M llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
    M llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h
    M llvm/lib/Transforms/Vectorize/VPlan.h
    M llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
    M llvm/lib/Transforms/Vectorize/VPlanUnroll.cpp
    M llvm/test/Transforms/LoopVectorize/VPlan/AArch64/single-scalar-cast.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/AArch64/sve2-histcnt-vplan.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/RISCV/vplan-riscv-vector-reverse.ll
    M llvm/test/Transforms/LoopVectorize/as_cast.ll
    M llvm/test/Transforms/LoopVectorize/cast-costs.ll
    M llvm/test/Transforms/LoopVectorize/cast-induction.ll
    M llvm/test/Transforms/LoopVectorize/preserve-inbounds-gep-with-pointer-casts.ll

  Log Message:
  -----------
  Reapply "[VPlan] Use VPInstructionWithType for uniform casts." (#202427) (#203057)

This reverts commit 5eae7dc2ac7d8dde06a943771b792aeb91c31f57.

Recommitted version moved out ::getAsRecipe to the .cpp to avoid
https://lab.llvm.org/buildbot/#/builders/160 build failures.

Original message:
Use VPInstructionWithType instead of VPReplicate recipe for uniform
casts. This is a first step towards breaking up VPReplicateRecipe. Using
the general VPInstructionWithType has the additional benefit that we can
now apply a number of simplifications directly.

Depends on https://github.com/llvm/llvm-project/pull/140621

PR: https://github.com/llvm/llvm-project/pull/140623


  Commit: fe4316d67a8bfbaf12a650429fb4c1e5d5003f44
      https://github.com/llvm/llvm-project/commit/fe4316d67a8bfbaf12a650429fb4c1e5d5003f44
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/Driver/ToolChain.h
    M clang/lib/Driver/ToolChain.cpp
    M clang/lib/Driver/ToolChains/AMDGPU.cpp
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.h
    M clang/lib/Driver/ToolChains/Flang.cpp
    M clang/lib/Driver/ToolChains/Flang.h
    M clang/lib/Driver/ToolChains/HIPAMD.cpp
    M clang/lib/Driver/ToolChains/HIPAMD.h
    M clang/lib/Driver/ToolChains/HIPSPV.cpp
    M clang/lib/Driver/ToolChains/HIPSPV.h

  Log Message:
  -----------
  clang/AMDGPU: Pass BoundArch through device libs handling (#196586)

Pre-work to consolidate target identification for future target
option bug fixes. Also requires updating flang to match recent
clang changes.

Co-authored-by: Claude Sonnet 4 <noreply at anthropic.com>


  Commit: 8d2510ecde24beacb50bff51a1a62c7feae12c00
      https://github.com/llvm/llvm-project/commit/8d2510ecde24beacb50bff51a1a62c7feae12c00
  Author: Ivan Kosarev <ivan.kosarev at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp16.s

  Log Message:
  -----------
  [AMDGPU][NFC] Restore clamp modifiers in gfx11_asm_vop3_dpp16.s (#203062)

Were dropped by mistake in
https://github.com/llvm/llvm-project/pull/202721.


  Commit: c36815b3e2c42b70923ef6509532640c940dc00d
      https://github.com/llvm/llvm-project/commit/c36815b3e2c42b70923ef6509532640c940dc00d
  Author: Schrodinger ZHU Yifan <yfzhu at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libc/src/__support/threads/raw_rwlock.h

  Log Message:
  -----------
  [libc][rwlock] fix timeout writer signal stealing problem (#201937)

When a timeout triggers, the waiting thread wakes up, unregisters
itself from the waiting queue, and exits. However, if the timing-out
thread is preempted after waking up but before it can unregister,
and a concurrent unlock occurs during this window, the timing-out
thread may consume the wake-up signal.

For example, assume the lock is in writer-preference mode and a
writer (W0) holds the lock. A reader (R) and another writer (W1,
with a short timeout) arrive and join the queue. W1's timeout
expires, so it wakes up and attempts to acquire the queue lock,
but is preempted before succeeding. W0 then releases the lock and,
preferring writers, sends a wake-up signal to W1. When W1 resumes,
it acquires the queue lock, unregisters, and exits due to the
timeout, ignoring the wake-up signal. As a result, the reader (R)
is left waiting indefinitely, leading to a deadlock.

To fix this, we track whether the serialization number changed
specifically for writers, and propagate the wake signal if it did.
If the timing-out thread is a reader, signal consumption is safe
because:
1. If there are pending writers, they will be woken up first.
2. Otherwise, if there are pending readers, they are all woken up
   via broadcasting (notify_all), so one reader timing out does not
   steal others' signal.

Assisted-by: AI tools, manually checked


  Commit: 79aaf537bda3cefbd778dc92b533bbf6e8e5d435
      https://github.com/llvm/llvm-project/commit/79aaf537bda3cefbd778dc92b533bbf6e8e5d435
  Author: Zibi Sarbinowski <zibi at ca.ibm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/test/CodeGen/SystemZ/zos-abi.c

  Log Message:
  -----------
  [SystemZ][NFC] Sync downstream zos-abi.c test changes (#202437)

Syncs downstream changes to SystemZ zos-abi.c test:

1. Add test for char type parameter passing with sign extension
2. Rename pass_complexlike_float2 to pass_complexlike_float for
consistency

NFC - test-only changes.


  Commit: 84e806d259626d79ae20ebd76e5fb0fed34ef7c0
      https://github.com/llvm/llvm-project/commit/84e806d259626d79ae20ebd76e5fb0fed34ef7c0
  Author: Tim Corringham <timothy.corringham at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/test/lit.cfg.py

  Log Message:
  -----------
  [clang][lit] set spirv-tools feature when tools are available (#203067)

When the spirv tools are available (e.g. built with
-DLLVM_INCLUDE_SPIRV_TOOLS_TESTS) register the spirv-tools lit feature
in clang/test/lit.cfg.py.
This can then be used to skip tests that are not applicable when these
tools are available.

Fixes: #203049

Co-authored-by: Tim Corringham <tcorring at amd.com>


  Commit: e4945cff7f120323d3f3da42923b87c24029d82f
      https://github.com/llvm/llvm-project/commit/e4945cff7f120323d3f3da42923b87c24029d82f
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Support/AArch64BuildAttributes.h
    M llvm/include/llvm/Support/CodeGenCoverage.h
    M llvm/include/llvm/Support/DebugCounter.h
    M llvm/include/llvm/Support/JSON.h
    M llvm/include/llvm/Support/Jobserver.h
    M llvm/include/llvm/Support/LSP/Protocol.h
    M llvm/include/llvm/Support/LSP/Transport.h
    M llvm/include/llvm/Support/MathExtras.h
    M llvm/include/llvm/Support/OptionStrCmp.h
    M llvm/include/llvm/Support/VirtualOutputBackend.h
    M llvm/include/llvm/Support/VirtualOutputBackends.h
    M llvm/include/llvm/Support/VirtualOutputConfig.h
    M llvm/include/llvm/Support/VirtualOutputError.h
    M llvm/include/llvm/Support/VirtualOutputFile.h
    M llvm/include/llvm/Support/Watchdog.h
    M llvm/include/llvm/Support/circular_raw_ostream.h
    M llvm/include/llvm/Support/raw_ostream_proxy.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in Support (#202932)

This updates most LLVM_ABI annotations in the Support headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: 7bcdec0b48ee8f64c16d1c13d7940073c3cb03a7
      https://github.com/llvm/llvm-project/commit/7bcdec0b48ee8f64c16d1c13d7940073c3cb03a7
  Author: Jianhui Li <jian.hui.li at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Dialect/XeGPU/IR/XeGPUAttrs.td
    M mlir/include/mlir/Dialect/XeGPU/Utils/XeGPUUtils.h
    M mlir/lib/Dialect/XeGPU/IR/XeGPUDialect.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPULayoutImpl.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUUnroll.cpp
    M mlir/lib/Dialect/XeGPU/Utils/XeGPUUtils.cpp
    M mlir/test/Dialect/XeGPU/propagate-layout-inst-data.mlir
    M mlir/test/Dialect/XeGPU/propagate-layout-subgroup.mlir
    M mlir/test/Dialect/XeGPU/propagate-layout.mlir
    A mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
    A mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_quantizeA_F4.mlir

  Log Message:
  -----------
   [MLIR][XeGPU] Enable WG-level mxfp GEMM via generalized shape_cast collapse inference (#201496)

Summary

Bringing up two WG-level mxfp GEMM integration tests —
simple_mxfp_gemm_quantizeA_F4 and
simple_mxfp_gemm_dequantizeB_F4 — exposed several gaps in the XeGPU
layout-propagation and unroll paths
that previously kept them from compiling end-to-end. This PR lands those
two tests as the motivating
  workloads, plus the supporting changes:

1. A generalized shape_cast collapse layout inference — required because
the mxfp lowering inserts
vector.shape_cast ops that collapse multiple src dims into a single dst
dim with non-trivial sg / lane
layouts spanning across them. The previous matchCollapseToInnermostDim
only covered the narrow […] →
[N] / [1, N] shape and could not infer correct source layouts for these
patterns.
2. A small primitive (expandDims) on the layout attribute so the new
code stays as elegant as the use
  case of collapseDims.
3. Bug fixes uncovered while running these workloads end-to-end
(transpose layout check, layout-attr
  unroll cast crash, drop-dims order pollution).

  What's in this PR

  Motivating integration tests (the driving force)
-
mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_quantizeA_F4.mlir
-
mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir

These exercise WG-level GEMM with mxfp quantization (BF16 × F4 paths).
They depend on every other
change in the PR; without them, layout propagation crashes or yields
conflicting layouts on the
inserted vector.shape_cast and xegpu.load_matrix / xegpu.store_matrix
ops.

  Generalized shape_cast collapse inference
- New utility xegpu::matchDimCollapse(srcShape, resShape, collapseDims)
in XeGPUUtils.{h,cpp} — the
dual of matchSplitDimExpansion, returning per-dst-dim groups of src
indices.
- inferShapeCastSourceLayout use case 3 now handles arbitrary collapse
patterns:
- sg_layout / lane_layout spread outer-to-inner, so each subgroup / lane
owns a contiguous run in the
  collapsed dst dim's row-major linearization.
- sg_data / lane_data / inst_data fill innermost-first, with per-dim
caps from any layout already placed.
- inst_data is seeded from lane_layout * lane_data per dim; the
remaining factor spreads innermost-first.
- order is rewritten by walking dst order fastest-first and emitting
each group's src dims innermost-fastest.
- Net effect for the mxfp tests: no data movement across sg / lane
boundaries when shape_cast collapses dims.
  
  Refactor: expandDims interface method
- Added expandDims(int64_t dim, ArrayRef<int64_t> targetShape) to the
DistributeLayoutAttr interface,
with implementations on both LayoutAttr and SliceAttr. It's the
rank-increasing dual of collapseDims
  and bakes in the distribution policy above.
- inferShapeCastSourceLayout use case 3 now mirrors use case 2's
per-group loop:
  auto srcLayout = resLayout;
  for (dst dim in reverse) {
if (group.empty()) srcLayout = srcLayout.dropDims({dstIdx});
else if (group.size() > 1) srcLayout = srcLayout.expandDims(dstIdx,
targetShape);
  }
  return srcLayout;
- Replaces ~190 lines of inlined per-field distribution logic with a
handful of lines.

  Bug fixes uncovered while bringing up the integration tests
- LayoutAttr::isTransposeOf: corrected the per-dim check to match
vector.transpose semantics (dst[i] =
  src[perm[i]]); the old comparison indexed src and dst inversely.
- LayoutAttr::dropDims: stop synthesizing a default [rank-1,...,0] order
when the input had none — that
  synthesized order tripped collapseDims's adjacency check downstream.
- UnrollLoadMatrixOp / UnrollStoreMatrixOp: stop assuming the op's
layout is always a LayoutAttr. Use
DistributeLayoutAttr and guard dropInstData() so SliceAttr /
missing-layout inputs no longer crash
  unrolling.
  
  Unit-test coverage
- New shape_cast collapse coverage in both
propagate-layout-subgroup.mlir and
propagate-layout-inst-data.mlir for: plain innermost collapse, layout
spill across multiple src dims,
  and multi-group collapse.
- Updated one lane_layout expectation in propagate-layout.mlir to
reflect the generalized distribution.

  Files changed

- mlir/include/mlir/Dialect/XeGPU/IR/XeGPUAttrs.td — interface + class
declarations for expandDims
- mlir/include/mlir/Dialect/XeGPU/Utils/XeGPUUtils.h — declaration for
matchDimCollapse
- mlir/lib/Dialect/XeGPU/IR/XeGPUDialect.cpp — expandDims impls,
dropDims order fix, isTransposeOf fix
- mlir/lib/Dialect/XeGPU/Transforms/XeGPULayoutImpl.cpp — refactored use
case 3
- mlir/lib/Dialect/XeGPU/Transforms/XeGPUUnroll.cpp — load/store_matrix
unroll hardening
  - mlir/lib/Dialect/XeGPU/Utils/XeGPUUtils.cpp — matchDimCollapse impl
- mlir/test/Dialect/XeGPU/propagate-layout-{subgroup,inst-data,}.mlir —
new tests / updated expectation
-
mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_{dequantizeB_F4,quantizeA_F4}.mlir
— new
  motivating integration tests

---------

Co-authored-by: Claude Opus 4.7 (1M context) <noreply at anthropic.com>


  Commit: 077ec06128e27e3dce2b97563dab703f89024ddf
      https://github.com/llvm/llvm-project/commit/077ec06128e27e3dce2b97563dab703f89024ddf
  Author: LU-JOHN <John.Lu at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
    M llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll
    M llvm/test/CodeGen/AMDGPU/sdiv.ll
    M llvm/test/CodeGen/AMDGPU/sdiv64.ll
    M llvm/test/CodeGen/AMDGPU/sdivrem24.ll
    M llvm/test/CodeGen/AMDGPU/srem64.ll
    M llvm/test/CodeGen/AMDGPU/udiv.ll
    M llvm/test/CodeGen/AMDGPU/udiv64.ll
    M llvm/test/CodeGen/AMDGPU/udivrem24.ll
    M llvm/test/CodeGen/AMDGPU/urem64.ll

  Log Message:
  -----------
  [AMDGPU] Avoid errors with 23-bit division and remainder. (#202753)

Extensive testing of expandDivRem24 found an error when calculating Y/X
when Y = (0x7FFFFF/X)*X-1. There are
36 values of X for which this happens. Limit expansion to 23-bit signed
and 22-bit unsigned to avoid this issue.

Testing added in https://github.com/llvm/llvm-test-suite/pull/419.

---------

Signed-off-by: John Lu <John.Lu at amd.com>


  Commit: c04e776213f2eb2da2df538adaa50b840cc64112
      https://github.com/llvm/llvm-project/commit/c04e776213f2eb2da2df538adaa50b840cc64112
  Author: David Green <david.green at arm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp

  Log Message:
  -----------
  [AArch64] Minor rearrangement of cost instructions. NFC (#203080)

This just moves the existing cost checks to a more standard order and
cleans up
how v2i64 is processed.


  Commit: 437140c6a0bdfe4991f62603cecb4c19e86a75c9
      https://github.com/llvm/llvm-project/commit/437140c6a0bdfe4991f62603cecb4c19e86a75c9
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/SpecialCaseList.cpp

  Log Message:
  -----------
  [NFC][SpecialCaseList] Add findRule helpers (#203025)

Introduce findRule helpers to RegexMatcher, GlobMatcher, and Matcher.
These helpers find the rule name matching a given line number.
This is a non-functional change (NFC) and will be used in a subsequent
commit to provide better warning messages when deprecated dot-slash
matching is triggered.

Assisted-by: Gemini


  Commit: 92ce588505c722a3bfa2185933070c3f61797dd5
      https://github.com/llvm/llvm-project/commit/92ce588505c722a3bfa2185933070c3f61797dd5
  Author: Med Ismail Bennani <ismail at bennani.ma>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/test/API/macosx/branch-islands/TestBranchIslands.py

  Log Message:
  -----------
  [lldb/test] Skip TestBranchIslands on remote targets (#203068)

The test builds four 120 MB padding object files and links them into
a.out specifically to force the linker to emit an arm64 branch island
between main() and foo(). On a remote target the resulting ~480 MB
binary has to be uploaded byte-by-byte over gdb-remote vFile:write,
which on its own consumes the bulk of the lit timeout budget before any
debugging work happens; the test then times out at 600s.

The test verifies a host-toolchain artifact (the linker's branch island
generation), not anything about the runtime; running it on-device adds
nothing. Skip on remote.

Signed-off-by: Med Ismail Bennani <ismail at bennani.ma>


  Commit: 1352de2d51f52dd8e2a0a167a48ff43d9bf75df8
      https://github.com/llvm/llvm-project/commit/1352de2d51f52dd8e2a0a167a48ff43d9bf75df8
  Author: Amr Hesham <amr96 at programmer.net>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/test/CIR/CodeGen/inline-asm.c

  Log Message:
  -----------
  [CIR][NFC] Fix lit tests after chaning alloca format (#203075)

Fixing lit tests after changes in the  alloca format


  Commit: 6f57b648974fb90cc6c495c83596e3022a42c146
      https://github.com/llvm/llvm-project/commit/6f57b648974fb90cc6c495c83596e3022a42c146
  Author: Andre Kuhlenschmidt <andre.kuhlenschmidt at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/docs/Extensions.md
    M flang/include/flang/Support/Fortran-features.h
    M flang/lib/Evaluate/intrinsics.cpp
    M flang/lib/Frontend/CompilerInvocation.cpp
    M flang/lib/Support/Fortran-features.cpp
    M flang/test/Semantics/c_loc01-relaxed.f90

  Log Message:
  -----------
  [flang][semantics] Clean up -frelaxed-c-loc-checks warning flag handling (#203071)

When I originally implemented this I was confused about how
LanguageFeature warning flags work. Drop the separate UsageWarning::CLoc
in favour of using LanguageFeature::RelaxedCLocChecks (renamed from
RelaxedCLoc to match the feature flag) as the warning flag directly. The
warning is off by default since the user has already opted into this
extension using the feature flag; use -Wrelaxed-c-loc-checks alongside
-frelaxed-c-loc-checks to opt in. Update the test and docs accordingly.


  Commit: 6766eea39e4b362066f1e2678a09a78ad98c2183
      https://github.com/llvm/llvm-project/commit/6766eea39e4b362066f1e2678a09a78ad98c2183
  Author: Florian Hahn <flo at fhahn.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
    M llvm/lib/Transforms/Vectorize/VPlanConstruction.cpp
    M llvm/test/Transforms/LoopVectorize/VPlan/X86/scalarize-wide-load-for-address-use.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/constant-fold.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/for-phi-ordering.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/vplan-print-after-all.ll

  Log Message:
  -----------
  [VPlan] Create header phi recipes after initial scalar optimizations. (#200920)

Move createHeaderPhiRecipes after initial scalar transformations.

Header phi creation effectively is the first step of the widening
process. Running scalar opimizations before it can clean up dead header
phis and also also results in a cleaned up scalar VPlan that can be used
to compute the cost of the scalar loop accurately
(https://github.com/llvm/llvm-project/pull/196845).

Now that creating header phis happens after replaceSymbolicStrides we
are looking up the stride from the VPlan directly if possible.

PR: https://github.com/llvm/llvm-project/pull/200920


  Commit: fd0d43df9e58f712b96827ca115664b7e665beaa
      https://github.com/llvm/llvm-project/commit/fd0d43df9e58f712b96827ca115664b7e665beaa
  Author: Med Ismail Bennani <ismail at bennani.ma>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/test/API/python_api/process/cancel_attach/TestCancelAttach.py

  Log Message:
  -----------
  [lldb/test] Skip TestCancelAttach on remote targets (#203069)

The existing decorator AND-combined three conditions:
```
  @skipIf(remote=True, hostoslist=["windows", "linux"], bugnumber=...)
 ```
which only skipped when the test was running remotely AND the host was windows or linux. On a remote-darwin run from a Mac host the host condition is false, so the AND is false, and the test runs.

The waitfor-attach cancel path doesn't reliably interrupt a wait forwarded on a remote target, so SendAsyncInterrupt() doesn't unblock the attach thread on the host; the attempt then hangs to the lit timeout (600s) instead of completing the assertion.

Split the decorator into two: @skipIfRemote unconditionally, plus the existing @skipIf(hostoslist=["windows", "linux"]) for the original windows/linux issue. Both apply independently.

Signed-off-by: Med Ismail Bennani <ismail at bennani.ma>


  Commit: e07b47ee180559fafb6ce37dece10200c19f1941
      https://github.com/llvm/llvm-project/commit/e07b47ee180559fafb6ce37dece10200c19f1941
  Author: Zachary Yedidia <zyedidia at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/docs/LFI.rst
    M llvm/lib/Target/AArch64/AArch64.td
    M llvm/lib/Target/AArch64/AArch64Features.td
    M llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
    A llvm/lib/Target/AArch64/AArch64LFI.td
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCLFIRewriter.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCLFIRewriter.h
    A llvm/test/MC/AArch64/LFI/exclusive.s
    A llvm/test/MC/AArch64/LFI/fp.s
    A llvm/test/MC/AArch64/LFI/jumps-only.s
    A llvm/test/MC/AArch64/LFI/literal.s
    A llvm/test/MC/AArch64/LFI/lse.s
    A llvm/test/MC/AArch64/LFI/mem-lr.s
    A llvm/test/MC/AArch64/LFI/mem.s
    A llvm/test/MC/AArch64/LFI/no-lfi-loads.s
    A llvm/test/MC/AArch64/LFI/no-lfi-stores.s
    A llvm/test/MC/AArch64/LFI/passthrough.s
    A llvm/test/MC/AArch64/LFI/prefetch.s
    A llvm/test/MC/AArch64/LFI/rcpc.s
    A llvm/test/MC/AArch64/LFI/simd.s
    A llvm/test/MC/AArch64/LFI/stack.s
    M llvm/test/MC/AArch64/LFI/sys.s

  Log Message:
  -----------
  [LFI][AArch64] Add rewrites for memory accesses (#195167)

This patch adds LFI rewrites for loads and stores, and guards for stack
pointer modifications.

This also introduces the `+no-lfi-stores` and `+no-lfi-loads` features
to control the granularity of memory sandboxing.

With these changes the rewriter now supports making fully
software-sandboxed programs. There are some minor changes
needed in libunwind to avoid emitting SVE/MTE instructions that
cause verification failure, which will be addressed in a future patch.

Future work includes the guard elimination optimization, which will
improve performance, Clang flags to control the LFI subtarget
features from the frontend, and that can also set a macro that
communicates the LFI feature level.


  Commit: 084ab17b3c602f8e34ea471a4cc7297d1e8f05dd
      https://github.com/llvm/llvm-project/commit/084ab17b3c602f8e34ea471a4cc7297d1e8f05dd
  Author: Reid Kleckner <rkleckner at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/cmake/config-ix.cmake

  Log Message:
  -----------
  [cmake] Add pthread to required libraries before dl and rt checks (#203054)

This fixes detection of shm_open on glibc < 2.34.

On glibc before 2.34 (released 2021), librt may depend on symbols from
libpthread. LLVM's HAVE_LIBRT probe uses check_library_exists(rt
shm_open ...), which links a small test against librt and
CMAKE_REQUIRED_LIBRARIES. If pthread is not included in the test link,
the probe can fail even though shm_open is available and LLVM targets
later link with pthread.

Move the dl and rt library checks after pthread detection and add the
detected pthread library to CMAKE_REQUIRED_LIBRARIES. This also lets us
remove later logic that temporarily made pthread a required library for
pthread symbol checks.

Modern C libraries (glibc 2.34+ and musl) integrate pthread-related
functionality into libc, so there is little practical benefit to
avoiding a libpthread dependency on pre-2021 glibc versions when
LLVM_ENABLE_THREADS is disabled.


  Commit: 86cdbe62070fc4699696d6652c7a28553cff3703
      https://github.com/llvm/llvm-project/commit/86cdbe62070fc4699696d6652c7a28553cff3703
  Author: Med Ismail Bennani <ismail at bennani.ma>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/packages/Python/lldbsuite/test/lldbtest.py

  Log Message:
  -----------
  [lldb/test] Tolerate ENOENT when cleaning per-test build directory (#203072)

makeBuildDir() removes any leftover bdir from a prior run before the new
test starts. shutil.rmtree() walks the tree via scandir+unlink, so if an
entry vanishes between those two calls it raises FileNotFoundError and
the test aborts in setUp.

We see this on bots when a previous test's implicit clang module build
left a *.pcm.lock file behind. clang's LockFileManager ties the lock's
lifetime to the holding process, so the file can disappear under us as
soon as that process exits.

Pass an onerror handler that swallows ENOENT (the entry is already gone,
which is what we wanted) and re-raises anything else.

Signed-off-by: Med Ismail Bennani <ismail at bennani.ma>


  Commit: 72afc58a92544635d5a8f2daf74377ee528f40d4
      https://github.com/llvm/llvm-project/commit/72afc58a92544635d5a8f2daf74377ee528f40d4
  Author: Ramkumar Ramachandra <artagnon at tenstorrent.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp

  Log Message:
  -----------
  [VPlan] Strip LogicalAnd from live-in-folder (NFC) (#202934)

The various simplifications performed in simplifyRecipe subsume it.


  Commit: 1579432afdcd14bc4031ad0eff5fea42367c0523
      https://github.com/llvm/llvm-project/commit/1579432afdcd14bc4031ad0eff5fea42367c0523
  Author: Aayush Shrivastava <iamaayushrivastava at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
    M llvm/test/Transforms/InstCombine/copysign.ll

  Log Message:
  -----------
  [InstCombine] Fold copysign(floor(fabs(X)), X) to trunc(X) (#200836)

Fixes #200519.

Adds an InstCombine fold for the pattern `copysign(floor(fabs(X)), X)
--> trunc(X)`.


  Commit: 0e8cdad82e52063578ef5fe02e1313c186ce988b
      https://github.com/llvm/llvm-project/commit/0e8cdad82e52063578ef5fe02e1313c186ce988b
  Author: Krzysztof Drewniak <Krzysztof.Drewniak at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
    M llvm/test/CodeGen/AArch64/fixed-vector-interleave.ll
    M llvm/test/CodeGen/AArch64/sve-fixed-vector-llrint.ll
    M llvm/test/CodeGen/AArch64/sve-fixed-vector-lrint.ll
    M llvm/test/CodeGen/AArch64/sve-load-store-legalisation.ll
    M llvm/test/CodeGen/AMDGPU/bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll
    M llvm/test/CodeGen/X86/combine-pmuldq.ll
    M llvm/test/CodeGen/X86/ifma-combine-vpmadd52.ll
    M llvm/test/CodeGen/X86/madd.ll
    M llvm/test/CodeGen/X86/pmaddubsw.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-6.ll
    M llvm/test/CodeGen/X86/vector-replicaton-i1-mask.ll
    M llvm/test/CodeGen/X86/widen_fadd.ll
    M llvm/test/CodeGen/X86/widen_fdiv.ll
    M llvm/test/CodeGen/X86/widen_fmul.ll
    M llvm/test/CodeGen/X86/widen_fsub.ll

  Log Message:
  -----------
  [SelectionDAG] Fold extracts spanning concat operands (#200936)

Factor the extract_subvector-of-CONCAT_VECTORS logic and handle
extracts that cover multiple whole concat operands by rebuilding a
smaller concat directly.

AI note: an LLM generated the code and the test, I've read them

Co-Authored-By: OpenAI Codex <codex at openai.com>

---------

Co-authored-by: OpenAI Codex <codex at openai.com>


  Commit: 1b4d60d7f67130d693c7b11d8fd35f59f6911cae
      https://github.com/llvm/llvm-project/commit/1b4d60d7f67130d693c7b11d8fd35f59f6911cae
  Author: Dave Lee <davelee.com at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/include/lldb/Target/StackFrameRecognizer.h

  Log Message:
  -----------
  [lldb] Remove ValueObjectRecognizerSynthesizedValue::IsSynthetic override (#199117)

Removes the `IsSynthetic` override on
`ValueObjectRecognizerSynthesizedValue`. This class does not also
override `GetNonSyntheticValue`.

There was a bug in which code assumed that when `IsSynthetic()` returned
true, that `GetNonSyntheticValue` would produce a different value
object. However the default behavior of `GetNonSyntheticValue` is to
return itself.

It seems to me that either:
1. `ValueObjectSynthetic` should be the only class to override
`IsSynthetic` to true
2. or, that classes which override `IsSynthetic` should also override
`GetNonSyntheticValue`

In either case, I think it's best to remove this `IsSynthetic` on
`ValueObjectRecognizerSynthesizedValue`.


  Commit: 55611ddbaec24686d5702255fbd6033b38dd9ea4
      https://github.com/llvm/llvm-project/commit/55611ddbaec24686d5702255fbd6033b38dd9ea4
  Author: Mariusz Masztalerczuk <mariusz at masztalerczuk.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86ISelLoweringCall.cpp
    M llvm/test/CodeGen/X86/hipe-cc64.ll
    M llvm/test/CodeGen/X86/musttail-tailcc.ll
    M llvm/test/CodeGen/X86/sibcall.ll
    M llvm/test/CodeGen/X86/swifttailcc-store-ret-address-aliasing-stack-slot.ll

  Log Message:
  -----------
  [X86] Fix musttail miscompilation when arguments are passed on the stack (#199691)

After commit 782bf6a, a musttail call with matching CC was always
treated as a sibcall, which skips the stores of outgoing stack
arguments. Any non-forwarded stack argument was silently dropped.

Only treat musttail as a sibcall when every argument is in a register;
otherwise fall back to full tail-call lowering.

Fix #199224

---------

Co-authored-by: Reid Kleckner <rkleckner at nvidia.com>


  Commit: a80b840f9db475233656203f4ebe21faecdc1aae
      https://github.com/llvm/llvm-project/commit/a80b840f9db475233656203f4ebe21faecdc1aae
  Author: Luís Ferreira <contact at lsferreira.net>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Demangle/DLangDemangle.cpp
    M llvm/unittests/Demangle/DLangDemangleTest.cpp

  Log Message:
  -----------
  [Demangle] Implement type D demangling and add all D basic type encodings (#202834)

This patch adds type name output to D demangler `parseType` and adds all
D basic type encodings to it.


  Commit: f5c08d6d63bbb7e2c1f07fe980ad2b93029651a8
      https://github.com/llvm/llvm-project/commit/f5c08d6d63bbb7e2c1f07fe980ad2b93029651a8
  Author: UebelAndre <github at uebelandre.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A utils/bazel/llvm-project-overlay/flang-rt/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang-rt/lib/runtime/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang-rt/unittests/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Builder/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/CodeGen/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/CUF/Attributes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/CUF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/FIRCG/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/MIF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/HLFIR/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/OpenACC/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/OpenMP/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Passes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Decimal/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Evaluate/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Frontend/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/FrontendTool/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Lower/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Builder/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/CodeGen/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/CUF/Attributes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/CUF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/FIRCG/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/MIF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/HLFIR/IR/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/HLFIR/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenMP/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenMP/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Passes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Parser/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Semantics/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Testing/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Utils/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/tools/flang-driver/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/unittests/BUILD.bazel
    M utils/bazel/llvm-project-overlay/libc/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/src/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/tools/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/unittests/BUILD.bazel

  Log Message:
  -----------
  [bazel] Added targets for flang, flang-rt, and openmp (#202791)

This change adds the necessary targets for a fortran toolchain. `flang`
for the compiler itself, `flang-rt` for executable support, and `openmp`
for `!$omp` directives within fortran code.


  Commit: 47ca5e84d9f7458fb5bf0fc82eeac3bac3495724
      https://github.com/llvm/llvm-project/commit/47ca5e84d9f7458fb5bf0fc82eeac3bac3495724
  Author: Ethan Luis McDonough <ethanluismcdonough at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Transforms/IPO/Instrumentor.h
    M llvm/lib/Transforms/IPO/Instrumentor.cpp
    M llvm/test/Instrumentation/Instrumentor/default_config.json
    M llvm/test/Instrumentation/Instrumentor/module_and_globals.ll
    A llvm/test/Instrumentation/Instrumentor/numeric.ll
    A llvm/test/Instrumentation/Instrumentor/numeric_config.json
    R llvm/test/Instrumentation/Instrumentor/operations.json
    R llvm/test/Instrumentation/Instrumentor/operations.ll

  Log Message:
  -----------
  [Instrumentor] Add instruction flags to NumericIO (#200709)


  Commit: 358412632f118765935980f5f927764f11a2d800
      https://github.com/llvm/llvm-project/commit/358412632f118765935980f5f927764f11a2d800
  Author: crockeea <ecrockett0 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/tools/mlir-tblgen/AttrOrTypeFormatGen.cpp

  Log Message:
  -----------
  [MLIR][ODS] Do not emit code when printing empty lists in Type/Attr assembly printer (NFC) (#201174)

In TableGen's code generator, `DefFormat::genCommaSeparatedPrinter` can
emit code like
```
void FooType::print(::mlir::AsmPrinter &odsPrinter) const {
  ::mlir::Builder odsBuilder(getContext());
  odsPrinter << "<";
  {
    bool _firstPrinted = true;
  }
  odsPrinter << ">";
}
```

This results in unused variable warnings for `_firstPrinted` when
compiling the table-gen'd code:
```
warning: unused variable '_firstPrinted' [-Wunused-variable]
  158 |     bool _firstPrinted = true;
```

The solution to this is to not emit the `{ bool _firstPrinted = true; }`
block when list being printed is empty. This PR adds a guard around the
code that emits the `{ bool _firstPrinted = true; }`: it is now only
emitted if there are arguments to print. In this case, additional code
is emitted which uses `_firstPrinted`.


  Commit: e7aff7b0f5552f8c775724a3c48338db656b1ab2
      https://github.com/llvm/llvm-project/commit/e7aff7b0f5552f8c775724a3c48338db656b1ab2
  Author: jofrn <jo7frn1 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/CodeGen/X86/atomic-load-store.ll

  Log Message:
  -----------
  [X86] Add aligned atomic vector store tests wider than 128 bits (NFC) (#202537)

These >128-bit stores are expanded to __atomic_store libcalls regardless
of alignment, since x86 caps atomic ops at 128 bits.


  Commit: 87381740d8c5e86a7818a84c28ad51049d6ddf7b
      https://github.com/llvm/llvm-project/commit/87381740d8c5e86a7818a84c28ad51049d6ddf7b
  Author: forking-google-bazel-bot[bot] <265904573+forking-google-bazel-bot[bot]@users.noreply.github.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M utils/bazel/llvm-project-overlay/flang/unittests/BUILD.bazel

  Log Message:
  -----------
  [Bazel] Fixes f5c08d6 (#203102)

This fixes f5c08d6d63bbb7e2c1f07fe980ad2b93029651a8.

Co-authored-by: Google Bazel Bot <google-bazel-bot at google.com>


  Commit: 90a1eeb0446f258567c8aa99748cb417a20dfe5b
      https://github.com/llvm/llvm-project/commit/90a1eeb0446f258567c8aa99748cb417a20dfe5b
  Author: adams381 <adams at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/include/clang/CIR/LoweringHelpers.h
    M clang/include/clang/CIR/MissingFeatures.h
    M clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
    M clang/lib/CIR/Lowering/LoweringHelpers.cpp
    A clang/test/CIR/CodeGen/global-pointer-array-fast-lowering.cpp
    A clang/test/CIR/Lowering/const-array-bulk-lowering-fallbacks.cir
    A clang/test/CIR/Lowering/const-array-of-pointers.cir

  Log Message:
  -----------
  [CIR] Lower pointer const_array globals without insertvalue chains (#198427)

`cir.global` initializers that are `const_array` of `global_view` (no
indices) or null pointers were lowered through an initializer region
full of `llvm.insertvalue` ops even though the elements are all
attribute-representable.  That forced the O(N²) MLIR-to-LLVM IR path
on large tables (SPEC CPU 2026 `gcc/insn-automata.cc`).

When `lowerConstArrayAttr` can build the whole initializer, emit the
global with one aggregate attribute instead.  String literals with
`trailing_zeros` are padded into `DenseElementsAttr` so C string tables
take the same bulk path.  Indexed `global_view`, `#cir.zero` arrays, and
other non-bulk cases still use the insertvalue path.

MLIR prerequisite
[#198424](https://github.com/llvm/llvm-project/pull/198424) is merged on
`main`; this branch is rebased and CIR-only.

---------

Co-authored-by: Claude Sonnet 4.6 <noreply at anthropic.com>


  Commit: 59eb0d2c6126a5b84cfb7f7c351c2bcfefa88bb0
      https://github.com/llvm/llvm-project/commit/59eb0d2c6126a5b84cfb7f7c351c2bcfefa88bb0
  Author: Vedant Neve <vedantneve13 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M libc/config/baremetal/aarch64/entrypoints.txt
    M libc/config/baremetal/arm/entrypoints.txt
    M libc/config/baremetal/riscv/entrypoints.txt
    M libc/config/darwin/aarch64/entrypoints.txt
    M libc/config/linux/aarch64/entrypoints.txt
    M libc/config/linux/riscv/entrypoints.txt
    M libc/config/linux/x86_64/entrypoints.txt
    M libc/include/math.yaml
    M libc/shared/math.h
    A libc/shared/math/isnanf128.h
    M libc/src/__support/math/CMakeLists.txt
    A libc/src/__support/math/isnanf128.h
    M libc/src/math/CMakeLists.txt
    M libc/src/math/generic/CMakeLists.txt
    A libc/src/math/generic/isnanf128.cpp
    A libc/src/math/isnanf128.h
    M libc/test/shared/CMakeLists.txt
    M libc/test/shared/shared_math_constexpr_test.cpp
    M libc/test/shared/shared_math_test.cpp
    M libc/test/src/math/smoke/CMakeLists.txt
    A libc/test/src/math/smoke/isnanf128_test.cpp
    M utils/bazel/llvm-project-overlay/libc/BUILD.bazel
    M utils/bazel/llvm-project-overlay/libc/test/src/math/smoke/BUILD.bazel

  Log Message:
  -----------
  [libc][math] Add isnanf128 (#199206)

## Summary

- Add a fputil-based isnanf128 implementation and wire it into libc math
entrypoints, public math header generation, and shared math wrappers.

- Add smoke test coverage for float128 NaN classification and shared
math runtime/constexpr coverage.

Part of #195400

---------

Signed-off-by: Vedant Neve <vedantneve13 at gmail.com>


  Commit: a848df2d1f818cf38fef5852841d91e9ed118497
      https://github.com/llvm/llvm-project/commit/a848df2d1f818cf38fef5852841d91e9ed118497
  Author: Amara Emerson <amara at apple.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/module.modulemap

  Log Message:
  -----------
  [IR] Add BundleAttributes.def to modulemap as textual header (#203106)

Fixes stage 2 builds broken by 88bd366041fd539d2e8d75f2b2ae081940922f8e


  Commit: 0e8fe7904865ed56de4f572781f687cb2c3791a1
      https://github.com/llvm/llvm-project/commit/0e8fe7904865ed56de4f572781f687cb2c3791a1
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/GlobPattern.cpp

  Log Message:
  -----------
  [NFC][Support] Define Prefix/SuffixMetacharacters constants (#202850)

Extract literal metacharacter strings used in GlobPattern into static
constexpr arrays to improve consistency and maintainability.

Assisted-by: Gemini


  Commit: 4a21c2a6ed924e53f5dd42776b019a5b94a9330e
      https://github.com/llvm/llvm-project/commit/4a21c2a6ed924e53f5dd42776b019a5b94a9330e
  Author: Justin Bogner <mail at justinbogner.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/DirectX/DXContainerGlobals.cpp

  Log Message:
  -----------
  [DirectX] Fix -Wunused-variable warning (#203107)


  Commit: 4221ca9146de74ac27eeb0359808bb8c28649b84
      https://github.com/llvm/llvm-project/commit/4221ca9146de74ac27eeb0359808bb8c28649b84
  Author: Sang Ik Lee <sang.ik.lee at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_bf8.mlir
    M mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_e2m1.mlir

  Log Message:
  -----------
  [MLIR][XeGPU] Use updated dpas_mx op print format. (#202700)

Old assembly format causes parse error.


  Commit: 6b281d1821bdc14ca92380cd39abb794347cf742
      https://github.com/llvm/llvm-project/commit/6b281d1821bdc14ca92380cd39abb794347cf742
  Author: Razvan Lupusoru <razvan.lupusoru at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-alloca.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-embox.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-rebox.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-type_desc.F90

  Log Message:
  -----------
  [flang][acc] Add tests for implicit `acc declare` of type descriptors (#203100)

Adds 4 tests to cover different cases which requires implicit `acc
declare` for type descriptors.


  Commit: 27139b7f0c8f0ad8a9f3cb842e06ca991f5c82ff
      https://github.com/llvm/llvm-project/commit/27139b7f0c8f0ad8a9f3cb842e06ca991f5c82ff
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/SpecialCaseList.cpp

  Log Message:
  -----------
  [NFC][SpecialCaseList] Introduce QueryOptions struct (#203098)

Refactor the RemoveDotSlash boolean parameter into a QueryOptions
struct.
This struct will hold all matching options and simplifies the Matcher
constructor signature. This is a preparation step for adding more
options
in subsequent patches.

Assisted-by: Gemini


  Commit: 0d62bf31128a504f8acffa967752385c02d0c85e
      https://github.com/llvm/llvm-project/commit/0d62bf31128a504f8acffa967752385c02d0c85e
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Support/SpecialCaseList.cpp

  Log Message:
  -----------
  [NFC][SpecialCaseList] Introduce Matcher::matchInternal helper (#203097)

Extract the core matching logic (std::visit on the variant) from
Matcher::match
into a private Matcher::matchInternal helper method. This is a
preparation step
for implementing warning logic that will need to call the matching logic
multiple times.

Also make Matcher's M and Options member variables private as part of
this
refactoring.

Assisted-by: Gemini


  Commit: 245186ef957cb1d98ad1444a49e3bd307cbaa2a4
      https://github.com/llvm/llvm-project/commit/245186ef957cb1d98ad1444a49e3bd307cbaa2a4
  Author: Osman Yasar <osmanyas05 at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Target/GlobalISel/Combine.td
    A llvm/test/CodeGen/AArch64/GlobalISel/combine-or-and-xor.ll
    A llvm/test/CodeGen/AArch64/GlobalISel/combine-or-and-xor.mir

  Log Message:
  -----------
  [GlobalISel] Add `or_and_xor_to_or` pattern from SelectionDAG (#201108)

This PR adds the `fold (or (and X, (xor Y, -1)), Y) -> (or X, Y)`
pattern from SelectionDAG to GlobalISel.

---------

Co-authored-by: Matt Arsenault <arsenm2 at gmail.com>


  Commit: 127a4c1a883d333033470c1a243dc60e8b064f1c
      https://github.com/llvm/llvm-project/commit/127a4c1a883d333033470c1a243dc60e8b064f1c
  Author: Santhosh Kumar Ellendula <quic_sellendu at quicinc.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.cpp
    M lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.h
    M lldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.cpp
    M lldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.h
    A lldb/test/Shell/Disassemble/TestDisassembleRISCVInstructions.test
    M lldb/test/Shell/lit.cfg.py
    M lldb/test/Shell/lit.site.cfg.py.in
    M lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp

  Log Message:
  -----------
  [LLDB]  RISCV feature attribute support and allows overriding additional(default) feature (#147990)

Parse ELF attributes to automatically set disassembler features.
llvm-objdump calls ELFObjectFile::getFeatures, then turns that into a
cstr to pass to createMCSubtargetInfo.
The lldb disassembler builds features for various architectures manually
and adds in the value from the command line.
If this is empty, it uses the default. then it turns that into a cstr
and passes it to createMCSubtargetInfo.

For Hexagon and RISC-V, parse the attributes, set up features, add
anything else needed.
If this is empty, pick the default.
Then turn into a cstr and pass to createMCSubtargetInfo (via
MCDisasmInstance::Create).

This patch adds RISCV feature attribute support and allows overriding
additional(default) feature.

---------

Co-authored-by: Santhosh Kumar Ellendula <sellendu at hu-sellendu-hyd.qualcomm.com>
Co-authored-by: Santhosh Kumar Ellendula <sellendu at hu-sellendu-lv.qualcomm.com>


  Commit: d9e7704e07672cf180ed5d3b89132a08e7d14b1d
      https://github.com/llvm/llvm-project/commit/d9e7704e07672cf180ed5d3b89132a08e7d14b1d
  Author: Krzysztof Drewniak <Krzysztof.Drewniak at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/test/Integration/GPU/ROCM/lit.local.cfg

  Log Message:
  -----------
  [mlir][ROCM] Disable integration tests on shared library builds (#203114)

Recent ROCm builds cause conflicts when loading the HIP library into
mlir-rocm-runner when LLVM is built as a shared library (this manifests
as duplicate command-line options).

Fixing this properly would require dlopen()-ing the HIP libraries or
some other such workaround, which can be done later.

For now, disable these tests on such builds.


  Commit: ca4246669006ec9d6bc88ab2acb03f308a07d422
      https://github.com/llvm/llvm-project/commit/ca4246669006ec9d6bc88ab2acb03f308a07d422
  Author: vangthao95 <vang.thao at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.h
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.h
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mfma.gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx90a.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx942.mir
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx942.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.i8.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.xf32.gfx942.ll
    M llvm/test/CodeGen/AMDGPU/mfma-bf16-vgpr-cd-select.ll
    M llvm/test/CodeGen/AMDGPU/mfma-cd-select.ll
    M llvm/test/CodeGen/AMDGPU/mfma-no-register-aliasing.ll
    M llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select-gfx942.ll
    M llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select.ll

  Log Message:
  -----------
  AMDGPU/GlobalISel: RegBankLegalize rules for gfx90a/gfx942 MFMAs (#194076)

Add rules for gfx90a/gfx942 MFMA/SMFMAC intrinsics.

I see some regressions with imm splat tests and stores that could have
taken agprs. I will try to address those in a follow-up patch.


  Commit: e9fbddf223976da11f40291a310d3308c61ea778
      https://github.com/llvm/llvm-project/commit/e9fbddf223976da11f40291a310d3308c61ea778
  Author: Alexandre Perez <alexandreperez at meta.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/include/lldb/API/SBProcess.h
    M lldb/source/API/SBProcess.cpp
    M lldb/test/API/functionalities/postmortem/elf-core/TestLinuxCore.py
    M lldb/test/API/python_api/process/TestProcessAPI.py

  Log Message:
  -----------
  [lldb] Expose SBProcess::IsLiveDebugSession() (#203111)

Expose the existing `Process::IsLiveDebugSession()` through the SB API
as `SBProcess::IsLiveDebugSession()`, letting clients distinguish a live
debuggee from a post-mortem session such as a core file or minidump. It
returns `false` when there is no underlying process, consistent with
other `SBProcess` query methods.


  Commit: 4b5f74b154228f5d129ccd7dcb1e09e7193643ae
      https://github.com/llvm/llvm-project/commit/4b5f74b154228f5d129ccd7dcb1e09e7193643ae
  Author: Krzysztof Parzyszek <Krzysztof.Parzyszek at amd.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M flang/lib/Semantics/resolve-names.cpp
    A flang/test/Semantics/OpenMP/declare-target-resolve.f90
    A flang/test/Semantics/OpenMP/declare-target-symbols.f90
    M flang/test/Semantics/OpenMP/declare-target08.f90

  Log Message:
  -----------
  [flang][OpenMP] Implicit declarations of procedures in DECLARE_TARGET (#201935)

This replaces commit 8f5df8891840b, since it was rejecting the following
case:
```
  function baz(a)
    !$omp declare target to(baz)
    real, intent(in) :: a
    baz = a
  end

  program main
    !$omp declare target(baz)
    integer, save :: baz        ! error: 'baz' is already declared
  end
```
Instead of flagging an error, the 'baz' in the directive should be
resolved to the explicitly declared variable.

The original motivating example was to allow the case where the main
program (from the above snippet) looked like the following:
```
  program main
    real :: a
    !$omp declare target(baz)   ! 'baz' should be resolved to the
    !$omp target                ! external function
      a = baz(a)                ! <- because of this call
    !$omp end target
  end
```

The problem is that "declare_target(baz)" despite being the same in both
cases, should lead to two different outcomes in symbol resolution.

This fix will treat declarations introduced by a DECLARE_TARGET as
eligible for overriding with a potentially conflicting declaration
stemming from the use of that name in a language construct or
expression. Since a mere mention of a name alone declares an object,
such conflict occurs when the name would have been otherwise resolved to
a procedure.
This changes the behavior introduced in 8f5df8891840b, where
yet-undeclared names on a DECLARE_TARGET were preferentially resolved to
external procedures.

The function HandleProcedureName was modified to "undeclare" names
implicitly declared due to their appearance in a DECLARE_TARGET.


  Commit: d5a18603b0d825fbe743f299dc3ee226be789f49
      https://github.com/llvm/llvm-project/commit/d5a18603b0d825fbe743f299dc3ee226be789f49
  Author: Jonas Devlieghere <jonas at devlieghere.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/docs/CMakeLists.txt
    M lldb/docs/python_api_enums.md
    A lldb/scripts/gen-python-api-enums.py

  Log Message:
  -----------
  [lldb][docs] Generate the Python API enums page from headers (#202780)

The "Python API enumerators and constants" page was added by
3cae8b33297b as an explicit stop-gap: its contents were grepped out of
the headers by hand, with the few available doc strings copied over
manually. That commit noted the real fix would be a tool that parses the
enum/constant headers and emits the page automatically.

Being hand-maintained, the page drifted badly out of sync. By now it was
missing 19 enums and 60+ enumerators, still documented three values that
no longer exist, and carried stale descriptions.

Add gen-python-api-enums.py, which parses lldb-enumerations.h and
lldb-defines.h and emits the page at build time. It is pulled into
python_api_enums.md via the {build-include} directive, the same
mechanism already used for the generated settings page, so the page can
stay in sync with the source.

Enums from the separately generated SBLanguages.h (eLanguageName*) are
still not covered, matching the previous page's scope.

Assisted-by: Claude


  Commit: 5b8402744696bd1e6bb6849e87bd63c7401e4791
      https://github.com/llvm/llvm-project/commit/5b8402744696bd1e6bb6849e87bd63c7401e4791
  Author: Yao Qi <qiyaoltc at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.cpp
    M lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp

  Log Message:
  -----------
  [lldb][Mach-O] Bound export-trie symbol name length (#202947)

`ParseTrieEntries` assembles a symbol name by appending every edge label
along a trie path into a `std::string`. A corrupt export trie can encode
an edge label whose terminator is far away in the trie data, making a
single label many megabytes long. Appending it requests an unbounded
allocation, which can crash lldb while parsing the symbol table.

Reject a trie whose assembled name exceeds a sane bound (1 MiB) as
corrupt data, the same way an unterminated edge label is already
handled. Add a unit test covering an oversized edge label.

Assisted-by: Claude


  Commit: f5e325267c75a1cde29913ed9447cd97cb2060b7
      https://github.com/llvm/llvm-project/commit/f5e325267c75a1cde29913ed9447cd97cb2060b7
  Author: paperchalice <liujunchang97 at outlook.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Passes/PassBuilder.h
    M llvm/lib/Passes/PassBuilder.cpp
    M llvm/test/CodeGen/AMDGPU/llc-pipeline-npm.ll
    M llvm/test/CodeGen/X86/llc-pipeline-npm.ll
    A llvm/test/tools/opt/print-pipeline-passes.ll
    M llvm/tools/llc/NewPMDriver.cpp
    M llvm/tools/opt/NewPMDriver.cpp

  Log Message:
  -----------
  [Passes] Enhance `--print-pipeline-passes` (#202892)

Allow users to specify output format, make pipeline output more
palatable to FileCheck. Currently, it only support `text` and `tree`
format.

Fixes #200926.


  Commit: 990543b73ad82913c831ea76ccb69a8e365d595b
      https://github.com/llvm/llvm-project/commit/990543b73ad82913c831ea76ccb69a8e365d595b
  Author: Sang Ik Lee <sang.ik.lee at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUArrayLengthOptimization.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUPeepHoleOptimizer.cpp
    M mlir/test/Dialect/XeGPU/peephole-optimize.mlir

  Log Message:
  -----------
  [MLIR][XeGPU] Enable peephole optimization for the CRI target (#201655)

Enable the XeGPU transpose peephole and array-length optimizations for
the Crescent Island (cri) target alongside pvc and bmg. Skip sub-byte (<
8-bit) element types in array-length optimizations, which are not yet
supported.

Add tests in peephole-optimize.mlir covering the cri target and the
array-length optimization rejecting sub-byte


  Commit: e408c75f8617b314a9cc30a19f61988004eecb85
      https://github.com/llvm/llvm-project/commit/e408c75f8617b314a9cc30a19f61988004eecb85
  Author: Sang Ik Lee <sang.ik.lee at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Conversion/XeGPUToXeVM/XeGPUToXeVM.cpp
    M mlir/test/Conversion/XeGPUToXeVM/loadstore_nd.mlir

  Log Message:
  -----------
  [MLIR][XeGPU] Extend 8-bit load_nd support in XeVM lowering (#201645)

2D block load on 8bit element type has a shape 32x16 supported by OpenCL
API
```
 void intel_sub_group_2d_block_read_transform_8b_32r16x1c(   // reads eight uints
    global void* base_address,
    int width, int height, int pitch, int2 coord, private uint* destination);
```
The API is for load with transform/VNNI request.
OpenCL does not provide a load API for the same vector type and no
transform request. But value returned is identical for this special
vector type. <32x16x"8b">
The PR adds support for this vector type with no transform request.


  Commit: af2e3e7881013acbc0309efdb82d1d386eb68d6f
      https://github.com/llvm/llvm-project/commit/af2e3e7881013acbc0309efdb82d1d386eb68d6f
  Author: Jason Molenda <jmolenda at apple.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M lldb/test/API/macosx/thread-names/TestInterruptThreadNames.py

  Log Message:
  -----------
  Revert "[lldb][test] Increase polling in TestInterruptThreadNames.py (#201554)" (#203126)

This reverts commit fdfd1c1344187d64b63504ea8e3662ae4936503a.

The Intel mac CI bot is timing out often with these new timeouts and
we're getting failing runs. Raphael will adjust and re-land.


  Commit: 9617b2af712286cdfc01c11d9054cf8656ff42e7
      https://github.com/llvm/llvm-project/commit/9617b2af712286cdfc01c11d9054cf8656ff42e7
  Author: Sang Ik Lee <sang.ik.lee at intel.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUSgToLaneDistribute.cpp
    M mlir/test/Dialect/XeGPU/sg-to-lane-distribute-unit.mlir

  Log Message:
  -----------
  [MLIR][XeGPU] Support partial subgroup lane distribution  (#201667)

for convert_layout

Add lowering support in XeGPUSgToLaneDistribute for values that are
distributed across only a fraction of the subgroup.

- SgToLaneConvertLayout now lowers a rank-2 xegpu.convert_layout that
  shrinks the lane layout along the outer (distributed) dimension while
  keeping lane_data unchanged (e.g. [16, 1] -> [8, 1]). The partial-subgroup
  case is detected directly in the pattern: equal order, rank 2, unit inner
  lane layout, and a genuinely distributed outer lane layout (> 1, which also
  rules out the degenerate [1, 1] layout). Because the data is no longer
  replicated in every lane, it is gathered across lanes and the distributed
  outer dimension is doubled when the lane count is halved.

- The cross-lane gather is factored into a dedicated helper,
  shuffleDataAsLaneLayoutChange(): it bitcasts the source to i32, issues
  gpu.shuffle up to fetch the values from the dropped lanes, and concatenates
  the lane-local and gathered data with vector.shuffle. Only halving the lane
  count (factor of two), rank-2 vectors, and bit widths that are a multiple
  of 32 are supported; other cases fail the match.

- SgToLaneVectorExtractStridedSlice now adjusts the effective subgroup size
  when the source lane layout along the distributed dimension is smaller than
  the hardware subgroup size, so slice offsets/sizes are scaled correctly
  (e.g. a subgroup-space offset of 8 maps to a distributed offset of 1).

Add a unit test exercising the dpas_mx scale operand path.


  Commit: 8b625b2c515d3e44a814b6bd029814c12c501a93
      https://github.com/llvm/llvm-project/commit/8b625b2c515d3e44a814b6bd029814c12c501a93
  Author: Alexander Richardson <alexrichardson at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/MC/RISCV/rv32c-invalid.s
    M llvm/test/MC/RISCV/rv64c-invalid.s
    M llvm/test/MC/RISCV/rvc-hints-invalid.s
    M llvm/test/MC/RISCV/xqcibm-invalid.s

  Log Message:
  -----------
  [RISC-V] Add --implicit-check-not="error:" to a few tests

Ensures that the test checks for every error emitted by llvm-mc. To do this
we have to move the CHECK lines to the next line rather than the same line
since otherwise we get a false-positive match.

This adds a few missing CHECK line in the xqcibm-invalid test and is needed
to minimize the diff in one of my subsequent commit.

Pull Request: https://github.com/llvm/llvm-project/pull/203091


  Commit: 3c7cea8273bd06fdd9f84197293fb3d7f4b94435
      https://github.com/llvm/llvm-project/commit/3c7cea8273bd06fdd9f84197293fb3d7f4b94435
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Target/GlobalISel/Combine.td
    R llvm/test/CodeGen/AArch64/GlobalISel/combine-or-and-xor.ll
    R llvm/test/CodeGen/AArch64/GlobalISel/combine-or-and-xor.mir

  Log Message:
  -----------
  Revert "[GlobalISel] Add `or_and_xor_to_or` pattern from SelectionDAG" (#203136)

Reverts llvm/llvm-project#201108


  Commit: 1272df242660de7154cf64eb99fafb844af9b7f0
      https://github.com/llvm/llvm-project/commit/1272df242660de7154cf64eb99fafb844af9b7f0
  Author: Alexey Bataev <a.bataev at outlook.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/test/Transforms/SLPVectorizer/X86/runtime-alias-checks.ll

  Log Message:
  -----------
  [SLP][NFC] Add tests with non-movable calls, NFC



Reviewers: 

Pull Request: https://github.com/llvm/llvm-project/pull/203140


  Commit: a36610c9db6c05cccd6bed251f2b4df1730c1130
      https://github.com/llvm/llvm-project/commit/a36610c9db6c05cccd6bed251f2b4df1730c1130
  Author: Fangrui Song <i at maskray.me>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/include/llvm/CodeGen/MachineFunctionPass.h
    M llvm/include/llvm/IR/PrintPasses.h
    M llvm/include/llvm/Pass.h
    M llvm/lib/CodeGen/MachineFunctionPass.cpp
    M llvm/lib/IR/LegacyPassManager.cpp
    M llvm/lib/IR/Pass.cpp
    M llvm/lib/IR/PrintPasses.cpp
    M llvm/test/Other/print-changed-machine.ll

  Log Message:
  -----------
  [CodeGen] Support --print-changed for legacy codegen IR passes (#202252)

--print-changed is only wired into MachineFunctionPass (
https://reviews.llvm.org/D133055), so the IR-level passes in the codegen
pipeline (atomic-expand, codegenprepare, etc.) are not reported.

Report them from FPPassManager/MPPassManager instead, via a new
Pass::printIRUnit hook that MachineFunctionPass overrides to print MIR.
Analyses are skipped, matching the new pass manager.

Aided by Claude Opus 4.8


  Commit: 1cda91dad0208cccdeafc4a04ffcbb9626e3f157
      https://github.com/llvm/llvm-project/commit/1cda91dad0208cccdeafc4a04ffcbb9626e3f157
  Author: Luís Ferreira <contact at lsferreira.net>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Demangle/DLangDemangle.cpp

  Log Message:
  -----------
  [Demangle] Fix leak of temporary TypeBuf buffer in DLangDemangle (#203116)

Detected by sanitizer
https://lab.llvm.org/buildbot/#/builders/55/builds/28902 after merge.


  Commit: b19f4db597216648f9527adae256caf09642f3b4
      https://github.com/llvm/llvm-project/commit/b19f4db597216648f9527adae256caf09642f3b4
  Author: Nicolai Hähnle <nicolai.haehnle at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td
    M llvm/lib/Target/AMDGPU/EvergreenInstructions.td
    M llvm/lib/Target/AMDGPU/SOPInstructions.td

  Log Message:
  -----------
  AMDGPU: Remove AMDGPUbfm (#203148)

It wasn't actually used. We select [SV]_BFM_B32 by directly matching
shift-based patterns.


  Commit: 7588c957cf4f686ce4ced4b1df717695be295bf0
      https://github.com/llvm/llvm-project/commit/7588c957cf4f686ce4ced4b1df717695be295bf0
  Author: David Tenty <daltenty at ibm.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M compiler-rt/test/builtins/Unit/lit.cfg.py

  Log Message:
  -----------
  Revert "[Compiler-rt][test] Fix circular link dependency between builtins and libc" (#203152)

Reverts llvm/llvm-project#199482 due to failures when it's used on
platforms with non-ELF linkers. The patch needs additional guards, but
it's not immediately clear which platform linkers support the required
options.


  Commit: 4a3fe8e38a6cebe805c12722b1505134d1625ce1
      https://github.com/llvm/llvm-project/commit/4a3fe8e38a6cebe805c12722b1505134d1625ce1
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp
    M llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-rootn-fast.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-rootn.ll

  Log Message:
  -----------
  [AMDGPU] Gate rootn(x, +-2) -> sqrt/rsqrt fold on nsz/ninf (#200578)


  Commit: dd315a54d0e95a98948fb6b57d27f0cce4418198
      https://github.com/llvm/llvm-project/commit/dd315a54d0e95a98948fb6b57d27f0cce4418198
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULowerBufferFatPointers.cpp
    M llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-memops.ll

  Log Message:
  -----------
  [AMDGPU] Set success flag for weak cmpxchg in LowerBufferFatPointers (#203033)


  Commit: 9b06039665f0013bc7ce13fb9ce7bbe406c2226a
      https://github.com/llvm/llvm-project/commit/9b06039665f0013bc7ce13fb9ce7bbe406c2226a
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M mlir/examples/standalone/test/lit.cfg.py

  Log Message:
  -----------
  [MLIR] Use internal shell for standalone tests (#203134)

The external shell will be removed soon

(https://discourse.llvm.org/t/rfc-removal-of-the-lit-external-shell/90951),
and this is one of the places where it hasn't been enabled by default.
There are no test failures caused by this, so we can just turn it on by
not explicitly setting execute_external as it defaults to False.


  Commit: 5cf20a6c9ed5693e5a075f458380eaea5f3f42c1
      https://github.com/llvm/llvm-project/commit/5cf20a6c9ed5693e5a075f458380eaea5f3f42c1
  Author: Mitch Briles <mitchbriles at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
    M llvm/test/CodeGen/NVPTX/math-intrins.ll

  Log Message:
  -----------
  Reapply "[NVPTX] Support lowering of `(l)lround`" (#202876)

Reverts llvm/llvm-project#202500

Original PR llvm/llvm-project#183901 was mistakenly reverted due to an
unrelated build failure.


  Commit: 5d7406514e4e62b61e9405b937b30fcc6c36c58c
      https://github.com/llvm/llvm-project/commit/5d7406514e4e62b61e9405b937b30fcc6c36c58c
  Author: Tom Stellard <tstellar at redhat.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M .github/workflows/subscriber.yml

  Log Message:
  -----------
  workflows/subscriber: Use github-automation container (#202777)

This simplifies the workflow and might help it run faster too.


  Commit: 433a41eeb99fc294d20653e5518c388d68c2fcf0
      https://github.com/llvm/llvm-project/commit/433a41eeb99fc294d20653e5518c388d68c2fcf0
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M .github/workflows/test-suite.yml

  Log Message:
  -----------
  [GitHub] React to /test-suite comment (#203151)

So the user knows the workflow has kicked off. I've put it in a separate
job with write permissions so the main job should still only have a read
only token.


  Commit: 08f554f4d6e4b938637f86a4566dfe71297211b7
      https://github.com/llvm/llvm-project/commit/08f554f4d6e4b938637f86a4566dfe71297211b7
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M cross-project-tests/lit.cfg.py

  Log Message:
  -----------
  [cross-project-tests] Use lit internal shell (#203138)


  Commit: 4bff2386471a1036ef7096ba5030980df469b8ea
      https://github.com/llvm/llvm-project/commit/4bff2386471a1036ef7096ba5030980df469b8ea
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M cross-project-tests/lit.cfg.py

  Log Message:
  -----------
  [cross-project-tests] Fix some tests with the internal shell (#203169)

We need to prepend any environment variables that get set with env.


  Commit: 7ad99619116468240ccc152c4bac05895a5ca4b6
      https://github.com/llvm/llvm-project/commit/7ad99619116468240ccc152c4bac05895a5ca4b6
  Author: Aiden Grossman <aidengrossman at google.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/test/CodeGen/X86/2009-11-17-UpdateTerminator.ll
    M llvm/test/CodeGen/X86/2011-09-14-valcoalesce.ll

  Log Message:
  -----------
  [X86] Generate assertions with update_llc_test_checks

A follow-up PR will modify some lines in 2011-09-14-valcoalesce.ll and
adding assertions to 2009-11-17-UpdateTerminator.ll essentially serves
as precommitting tests for #202763.

Reviewers: RKSimon, arsenm, phoebewang

Pull Request: https://github.com/llvm/llvm-project/pull/203109


  Commit: 943dafde41530834611b6f76256184f15a70a174
      https://github.com/llvm/llvm-project/commit/943dafde41530834611b6f76256184f15a70a174
  Author: Felipe de Azevedo Piovezan <fpiovezan at apple.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/ObjCLanguageRuntime.h

  Log Message:
  -----------
  [lldb][NFC] Return unique_ptr in AppleObjCRuntimeV2::TaggedPointerVendorLegacy::GetClassDescriptor (#202921)

There is no reason to use a shared_pointer here.


  Commit: e8fdbcf7a318e54aef118574e73385e37f7b1520
      https://github.com/llvm/llvm-project/commit/e8fdbcf7a318e54aef118574e73385e37f7b1520
  Author: Lang Hames <lhames at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M orc-rt/lib/executor/Unix/NativeDylibAPIs.inc
    M orc-rt/unittests/NativeDylibManagerSPSCITest.cpp
    M orc-rt/unittests/NativeDylibManagerTest.cpp

  Log Message:
  -----------
  [orc-rt] Strip leading '_' in NativeDylibAPIs on Darwin. (#203170)

NativeDylibAPIs::lookup takes linker-mangled names. On Darwin,
linker-mangling adds an '_' to the front of C symbol names. We need to
strip this off again before calling dlsym (which expects a C name).

Linker mangled names that don't start with an '_' are treated as
missing, since dlsym could never find an address for such a symbol.


  Commit: f15666db52ffafe798d9247442cb941c9dffd5b5
      https://github.com/llvm/llvm-project/commit/f15666db52ffafe798d9247442cb941c9dffd5b5
  Author: Sushant Gokhale <sgokhale at nvidia.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
    M llvm/test/Transforms/SLPVectorizer/SystemZ/revec-fix-128169.ll
    M llvm/test/Transforms/SLPVectorizer/X86/revec-reduced-value-vectorized-later.ll
    M llvm/test/Transforms/SLPVectorizer/revec.ll

  Log Message:
  -----------
  [SLP] Inefficient cost-modelling and codegen for reductions with slp-… (#197875)

…revec

When revectorizing, starting with reduction, SLP generates slightly
inefficient code for reduction. e.g. In the godbolt link
[here](https://godbolt.org/z/ez7KPnxM5),
`hor_reduction --> original code`
`hor_reduction_revec_as_imagined_in_SLP --> revectorized code would look
like`

Rather than extracting per lane, we can extract original leaf nodes of
the reduction, which are sub-vectors, and then perform usual reduction
as in non-revectorized code. In the above link,
`hor_reduction_ideal_revec --> how the revec code should look like`

Extracting subvectors and achieving the reduction result would be better
than extracting per lane and achieving the same result.


  Commit: b9d7710311cf31521c784609fc2648f980637059
      https://github.com/llvm/llvm-project/commit/b9d7710311cf31521c784609fc2648f980637059
  Author: owenca <owenpiano at gmail.com>
  Date:   2026-06-10 (Wed, 10 Jun 2026)

  Changed paths:
    M clang/lib/Format/TokenAnnotator.cpp
    M clang/unittests/Format/FormatTest.cpp

  Log Message:
  -----------
  [clang-format] Fix a bug in aligning comments above finalized line (#202253)

Don't change the indent level of the comments if they are already
aligned with the finalized line below.

Fixes #200521


  Commit: 1a4e43531e6a483ecc2404ae97faeac8a6b808de
      https://github.com/llvm/llvm-project/commit/1a4e43531e6a483ecc2404ae97faeac8a6b808de
  Author: David Zbarsky <dzbarsky at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/Serialization/ASTWriter.cpp

  Log Message:
  -----------
  [NFC][clang][Serialization] Batch serialized LangOptions values (#202844)

Collect fixed language-option and sanitizer values in a `uint64_t` local
array and append the array to the control-block record once. Generated
values retain their serialized order.

Linked `clang` and `clangd` shrink by 91,584 and 91,520 bytes
respectively; `ASTWriter.cpp.o` shrinks by 25,128 bytes with 396 fewer
relocations, while linked fixups are unchanged.

Work towards #202616

AI tool disclosure: Co-authored with OpenAI Codex.


  Commit: 1b1e7c0a972fa1e285583e51508583fb20e176bd
      https://github.com/llvm/llvm-project/commit/1b1e7c0a972fa1e285583e51508583fb20e176bd
  Author: Timur Golubovich <timur.golubovich at intel.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/include/clang/Options/Options.td
    M clang/lib/Basic/Targets/X86.cpp
    M clang/lib/Driver/ToolChains/Arch/X86.cpp
    M clang/test/Driver/cl-x86-flags.c
    M clang/test/Driver/x86-target-features.c
    M llvm/lib/Target/X86/X86Subtarget.cpp
    M llvm/lib/TargetParser/Host.cpp
    M llvm/test/CodeGen/X86/apx/push2-pop2-cfi-seh-v3.ll
    M llvm/test/CodeGen/X86/apx/push2-pop2-cfi-seh.ll

  Log Message:
  -----------
  [X86][APX] Enable PP2/PPX generation on Windows (#202984)

Revert restrictions from
https://github.com/llvm/llvm-project/pull/178122 which disabled
PUSH2/POP2/PPX on Windows due to missing unwinder opcodes. Now that
unwinder support has landed, this is no longer needed.


  Commit: 8d8a19649168b9fd6e8ec4b6eaee47506c5ec38f
      https://github.com/llvm/llvm-project/commit/8d8a19649168b9fd6e8ec4b6eaee47506c5ec38f
  Author: Timm Baeder <tbaeder at redhat.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/AST/ByteCode/InterpBuiltin.cpp
    M clang/test/AST/ByteCode/builtins.c

  Log Message:
  -----------
  [clang][bytecode] Check CarrayOutPtr in subcl more thorougly (#203172)

Use the local `isReadable` check.


  Commit: d9b94497ce3dc9e10ab6e24aea9afcee655f3b25
      https://github.com/llvm/llvm-project/commit/d9b94497ce3dc9e10ab6e24aea9afcee655f3b25
  Author: Madhur Amilkanthwar <madhura at nvidia.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LoopFuse.cpp

  Log Message:
  -----------
  [LoopFusion] Emit optimization remarks regardless of statistics (#202012)

The fusion remark helpers built their messages from a Statistic's name
and description and guarded the ORE.emit calls with #if LLVM_ENABLE_STATS,
so a Release build with statistics disabled emitted no -Rpass /
-Rpass-missed remarks at all.

Make the remark helpers take the remark name and message as explicit
strings so they are implemented independently of the statistics, and
emit the remarks unconditionally. The statistics keep using the plain
STATISTIC macro and are incremented at the call sites.


  Commit: c120b3a364519ab424838371ad7369a163d3ee8c
      https://github.com/llvm/llvm-project/commit/c120b3a364519ab424838371ad7369a163d3ee8c
  Author: Rohit Garg <rohgarg at qti.qualcomm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    A llvm/test/Transforms/LoopInterchange/partially-perfect-loop.ll

  Log Message:
  -----------
  [LoopInterchange] Add test for partially-perfect loop nests (NFC) (#201507)

This PR adds test case for the imperfect loop nest case in
LoopInterchange. The corresponding support is being added in
https://github.com/llvm/llvm-project/pull/199511.


  Commit: 907b5e92e1ddbbcc93e7bac84fcfa5810f442997
      https://github.com/llvm/llvm-project/commit/907b5e92e1ddbbcc93e7bac84fcfa5810f442997
  Author: Timm Baeder <tbaeder at redhat.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/AST/ByteCode/Interp.h
    M clang/lib/AST/ByteCode/Pointer.cpp
    M clang/test/AST/ByteCode/cxx11.cpp
    M clang/test/SemaCXX/constant-expression-p2280r4.cpp

  Log Message:
  -----------
  [clang][bytecode] Diagnose more pointer comparisons (#201588)

Diagnose comparisons between base classes as well as base classes and
fields. Also add some test cases for things that currently fail because
we compute the wrong offset.


  Commit: 725fb3845d2df3267983590e2228569126468c96
      https://github.com/llvm/llvm-project/commit/725fb3845d2df3267983590e2228569126468c96
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/docs/ReleaseNotes.rst
    M clang/docs/SanitizerSpecialCaseList.rst
    M llvm/lib/Support/SpecialCaseList.cpp
    M llvm/unittests/Support/SpecialCaseListTest.cpp

  Log Message:
  -----------
  [SpecialCaseList] Add backward compatible dot-slash handling (#162511)

This PR is preparation for:
* https://github.com/llvm/llvm-project/pull/167283

The new behavior is controlled by the `Version` field in the special
case list file.

- Version 1 and 2: Path is matched as-is, regardless of presence of
"./".
- Version 3, 5 and higher: Paths with leading dot-slash are
canonicalized
  to paths without dot-slash before matching. This means that a rule
  like `src=./foo` will never match, and `src=foo` will match both
`foo` and `./foo`. (Version 3 never became default but has this
behavior).
- Version 4: Transitionary version. Paths are matched both ways
(canonicalized and non-canonicalized) to maintain backward
compatibility.
If a match only works with the old behavior (non-canonicalized), a
warning
  is emitted.

This change allows for a gradual transition to the new behavior, while
maintaining backward compatibility with existing special case list
files.


  Commit: 685a4702e8f0f7a0d8db0643227c6569ad391c09
      https://github.com/llvm/llvm-project/commit/685a4702e8f0f7a0d8db0643227c6569ad391c09
  Author: Lucas Chollet <lucas.chollet at serenityos.org>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/docs/ReleaseNotes.rst
    M clang/include/clang/Options/Options.td
    M clang/lib/Driver/ToolChains/Clang.cpp
    M llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
    M llvm/lib/Target/RISCV/RISCVFrameLowering.h
    M llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
    M llvm/lib/Target/RISCV/RISCVInstrInfo.h
    M llvm/lib/Target/RISCV/RISCVInstrInfo.td
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.h
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.td
    A llvm/test/CodeGen/RISCV/zero-call-used-regs.ll

  Log Message:
  -----------
  [RISCV] Add partial support for -fzero-call-used-regs (#194883)

This implements the "-fzero-call-used-regs" option on RISCV for the
"skip" and "*gpr*" arguments. Zeroing floating points and vector
registers will be implemented later.


  Commit: 2f8c8cb90e0a0e257689313d38bf78a0f95324b6
      https://github.com/llvm/llvm-project/commit/2f8c8cb90e0a0e257689313d38bf78a0f95324b6
  Author: Nikita Popov <npopov at redhat.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/IR/Value.cpp
    M llvm/test/Transforms/GVN/PRE/pre-loop-load.ll

  Log Message:
  -----------
  [IR] Allocas cannot be freed (#202875)

Make canBeFreed() return false for alloca instructions. This matches the
modelling in getPointerDereferenceableBytes(), and as such only affects
the single other caller, which is loop load PRE (resolving the TODO
there).

allocas remain dereferenceable after lifetime.end, in the sense that
it's safe to speculatively load from them. They only become
non-writable, and I don't think this API is responsible for tracking
that (that would be isWritableObject, where unconditionally returning
true for allocas is technically incorrect and it already has a TODO to
that effect). To the best of my knowledge, the only transform that is
affected by lifetime.end making allocas non-writable is scalar promotion
with store speculation in LICM, so a fix to this issue will either be
localized there, or be part of a full lifetime redesign. In any case, it
should not infect the canBeFreed() API.


  Commit: 1c5edbb9ff728d2d5d7690888751ec943a4d560e
      https://github.com/llvm/llvm-project/commit/1c5edbb9ff728d2d5d7690888751ec943a4d560e
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
    M llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-vops.ll
    M llvm/test/CodeGen/RISCV/rvv/vmerge-peephole.mir

  Log Message:
  -----------
  [RISCV] Fix ensureDominates with successive defs (#203174)

In RISCVVectorPeephole when we want to sink a use so that it's below
multiple defs, if the defs are beside each other then we will end up
checking if !dominates(Dest, Dest). This should be
!strictlyDominates(Dest, Dest), otherwise we don't sink the use far
enough.

Fixes #202894

Co-authored-by: Pengcheng Wang <wangpengcheng.pp at bytedance.com>


  Commit: 63e33c6aeed23e71763ea0dea89621d89866446e
      https://github.com/llvm/llvm-project/commit/63e33c6aeed23e71763ea0dea89621d89866446e
  Author: Vitaly Buka <vitalybuka at google.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Support/GlobPattern.h
    M llvm/lib/Support/GlobPattern.cpp
    M llvm/unittests/Support/GlobPatternTest.cpp

  Log Message:
  -----------
  [NFC][Support] Implement slash-agnostic path matching in GlobPattern (#202854)

Add a SlashAgnostic option to GlobPattern to allow matching path
separators
(both forward slashes and backslashes) agnostically.

When enabled:
- We conservatively reduce the plain prefix and suffix by treating path
  separators as metacharacters. This ensures that path separators are
  matched via the slash-agnostic state machine rather than plain string
  comparison.
- Brackets containing slashes are adjusted to match both separators.
- Character comparisons in the state machine (matchChar) treat '/' and
  '\' as equivalent.

For #149886.

Co-authored-by: Devon Loehr <DKLoehr at users.noreply.github.com>

Assisted-by: Gemini


  Commit: 86154e8fd0d45825a4753b973312b78944b3d38c
      https://github.com/llvm/llvm-project/commit/86154e8fd0d45825a4753b973312b78944b3d38c
  Author: Cullen Rhodes <cullen.rhodes at arm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h
    M llvm/include/llvm/CodeGen/GlobalISel/Utils.h
    M llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
    M llvm/lib/CodeGen/GlobalISel/Utils.cpp

  Log Message:
  -----------
  Reapply "[GlobalISel] Add a shared matcher for memcpy-family instructions (NFC)" (#202275) (#202298)

sanitizer-aarch64-linux-bootstrap-ubsan broke after #201766:
lab.llvm.org/buildbot/#/builders/85/builds/22356

  failed tests:
    LLVM :: CodeGen/AArch64/aarch64-mops.ll
    LLVM :: CodeGen/AArch64/memsize-remarks.ll

The culprit is canLowerMemCpyFamily returning true for zero-length ops
before initializing IsVolatile. The memcpy-family lowering helpers don't
use IsVolatile, it's only needed while building the lowering plan with
findGISelOptimalMemOpLowering and shouldn't have been forwarded.

I've also check the other arguments and simplified alignment too.

This reverts commit 2de2edb943fe1b83d79bdffa03606eb8c5452e9b.


  Commit: d6abc8f78de200e045ce3bdcb4cc57a7f1b7c5c6
      https://github.com/llvm/llvm-project/commit/d6abc8f78de200e045ce3bdcb4cc57a7f1b7c5c6
  Author: Ryotaro Kasuga <kasuga.ryotaro at fujitsu.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/test/Transforms/LoopInterchange/confused-dependence.ll
    M llvm/test/Transforms/LoopInterchange/currentLimitation.ll
    M llvm/test/Transforms/LoopInterchange/debuginfo.ll
    M llvm/test/Transforms/LoopInterchange/force-interchange.ll
    M llvm/test/Transforms/LoopInterchange/fp-reductions.ll
    M llvm/test/Transforms/LoopInterchange/guarded-inner-loop.ll
    M llvm/test/Transforms/LoopInterchange/inner-only-reductions.ll
    M llvm/test/Transforms/LoopInterchange/interchange-insts-between-indvar.ll
    M llvm/test/Transforms/LoopInterchange/legality-for-scalar-deps.ll
    M llvm/test/Transforms/LoopInterchange/loopnest-with-outer-btc0.ll
    M llvm/test/Transforms/LoopInterchange/multilevel-partial-reduction.ll
    M llvm/test/Transforms/LoopInterchange/outer-dependency-lte.ll
    M llvm/test/Transforms/LoopInterchange/outer-only-reductions.ll
    M llvm/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.ll
    M llvm/test/Transforms/LoopInterchange/pr43326-ideal-access-pattern.ll
    M llvm/test/Transforms/LoopInterchange/pr43326.ll
    M llvm/test/Transforms/LoopInterchange/pr48212.ll
    M llvm/test/Transforms/LoopInterchange/profitability-redundant-interchange.ll
    M llvm/test/Transforms/LoopInterchange/profitability-vectorization-heuristic.ll
    M llvm/test/Transforms/LoopInterchange/profitability-vectorization.ll
    M llvm/test/Transforms/LoopInterchange/reductions-across-inner-and-outer-loop.ll
    M llvm/test/Transforms/LoopInterchange/reductions-non-wrapped-operations.ll

  Log Message:
  -----------
  [LoopInterchange] Use UTC as much as possible (NFC) (#202096)

Historically, the loop-interchange tests have relied heavily on checks
via pass remarks. This is because pass remarks are more human-readable
than the CHECK directives generated by UTC. However, during recent
development, I found some downsides:

- Updating them manually is a bit tedious.
- We need to carefully keep the remarks and the code consistent with
each other. In other words, we don't have any way to verify whether the
remarks themselves are reasonable.

For these reasons, I now think it makes more sense to rely on UTC as
much as possible, and this patch does that. Some tests are left as-is,
e.g., the test for checking remarks.

Disclosure: This patch is assisted-by Claude Code.


  Commit: b65e7e4918341fc9007bdf48e3098046ff13078f
      https://github.com/llvm/llvm-project/commit/b65e7e4918341fc9007bdf48e3098046ff13078f
  Author: Andrei Safronov <andrei.safronov at espressif.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/Xtensa/AsmParser/XtensaAsmParser.cpp
    M llvm/lib/Target/Xtensa/MCTargetDesc/XtensaMCAsmInfo.cpp
    M llvm/lib/Target/Xtensa/MCTargetDesc/XtensaTargetStreamer.cpp
    M llvm/lib/Target/Xtensa/XtensaAsmPrinter.cpp
    A llvm/test/CodeGen/Xtensa/tls.ll
    A llvm/test/MC/Xtensa/tls.s

  Log Message:
  -----------
  [Xtensa] Fix code generation for TLS variables. (#202822)

This MR fixes https://github.com/llvm/llvm-project/issues/190202


  Commit: 9347582fd312afe51b2ac3eb436d6d5d6bb6d2a3
      https://github.com/llvm/llvm-project/commit/9347582fd312afe51b2ac3eb436d6d5d6bb6d2a3
  Author: Igor Wodiany <igor.wodiany at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
    M llvm/include/llvm/Target/TargetSelectionDAG.td
    M llvm/lib/Target/AArch64/AArch64InstrInfo.td
    M llvm/lib/Target/AMDGPU/SOPInstructions.td
    M llvm/lib/Target/AMDGPU/VOP1Instructions.td
    M llvm/test/TableGen/GlobalISelEmitter/SkippedPatterns.td
    M llvm/utils/TableGen/GlobalISelEmitter.cpp

  Log Message:
  -----------
  [GlobalISel] Remove `fp_to_[s/u]int_sat_gi` node (#202908)

Instead of having a separate node reuse `fp_to_[s/u]int_sat`
but drop the saturation width from it.

Assisted-by: Claude Code


  Commit: 34a321a74fdf87c3e3f5e80d95d581629513441d
      https://github.com/llvm/llvm-project/commit/34a321a74fdf87c3e3f5e80d95d581629513441d
  Author: David Sherwood <david.sherwood at arm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/test/Transforms/LoopVectorize/ARM/mve-qabs.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reduction-predselect.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reductions-interleave.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reductions.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-saddsatcost.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-selectandorcost.ll
    M llvm/test/Transforms/LoopVectorize/ARM/pointer_iv.ll
    M llvm/test/Transforms/LoopVectorize/ARM/tail-fold-multiple-icmps.ll

  Log Message:
  -----------
  [LV][NFC] Remove instcombine pass from RUN lines in ARM tests (#202913)

Following on from PR #197448 I've now removed the instcombine pass from
RUN lines in the ARM test directory, which exposes some potential
missing optimisations in vplan:

1. We could be folding IR into saturating math intrinsic calls to better
reflect the cost.
2. Masked load + select -> masked load with different passthru.
3. icmp + select -> smin/smax.

Some of these were already observed in #197448


  Commit: 9ebbc1e089d64e717b3285ec463b92f94e7f55dc
      https://github.com/llvm/llvm-project/commit/9ebbc1e089d64e717b3285ec463b92f94e7f55dc
  Author: Jay Foad <jay.foad at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/docs/ReleaseNotes.md
    M llvm/include/llvm/ADT/APInt.h
    M llvm/lib/Support/APInt.cpp
    M llvm/unittests/ADT/APIntTest.cpp

  Log Message:
  -----------
  [APInt] Provide sqrtFloor (floor of square root) instead of sqrt (rounded) (#197406)

This simplifies both the implementation and the only in-tree user.

I changed the name to avoid silently changing the behavour of an
existing function that might have out-of-tree users.


  Commit: 7e6f2b798cb97d46f395dc79b9b27961dc546cca
      https://github.com/llvm/llvm-project/commit/7e6f2b798cb97d46f395dc79b9b27961dc546cca
  Author: Petar Avramovic <Petar.Avramovic at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-no-rtn.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-rtn.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.set.inactive.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-cc.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-preserve-cc.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.chain.arg.ll

  Log Message:
  -----------
  AMDGPU/GlobalISel: RegBankLegalize rules for set_inactive intrinsics (#203047)


  Commit: 123078c21cfbe4c6abe1052e53739f9e933e8c1d
      https://github.com/llvm/llvm-project/commit/123078c21cfbe4c6abe1052e53739f9e933e8c1d
  Author: Gil Rapaport <gil.rapaport at mobileye.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M mlir/include/mlir/Conversion/ConvertToEmitC/ConvertToEmitCPatternInterface.td
    M mlir/include/mlir/Conversion/ConvertToEmitC/ToEmitCInterface.h
    M mlir/include/mlir/Conversion/FuncToEmitC/FuncToEmitC.h
    M mlir/include/mlir/Conversion/Passes.td
    M mlir/lib/Conversion/ArithToEmitC/ArithToEmitC.cpp
    M mlir/lib/Conversion/ConvertToEmitC/ConvertToEmitCPass.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitC.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitCPass.cpp
    M mlir/lib/Conversion/MemRefToEmitC/MemRefToEmitC.cpp
    M mlir/lib/Conversion/SCFToEmitC/SCFToEmitC.cpp
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc-failed.mlir
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc.mlir
    M mlir/test/Target/Cpp/func.mlir

  Log Message:
  -----------
  Reland emitc lower multi return functions (#203026)

Reland #200659 reverted by #202911.

Fixed GCC 7 func-to-emitc build: Use the adaptor operand types
when creating the multi-return struct type instead of relying on an
implicit conversion from ValueRange to TypeRange.

Failed buildbot:
https://lab.llvm.org/buildbot/#/builders/116/builds/29302

Assisted-by: Copilot


  Commit: 67d211a220e79636cdef7667b1c429cb4fbd7660
      https://github.com/llvm/llvm-project/commit/67d211a220e79636cdef7667b1c429cb4fbd7660
  Author: Arseniy Obolenskiy <arseniy.obolenskiy at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M mlir/lib/Conversion/ComplexToSPIRV/ComplexToSPIRV.cpp
    M mlir/test/Conversion/ComplexToSPIRV/complex-to-spirv.mlir

  Log Message:
  -----------
  [mlir][SPIR-V] Convert complex.neg and complex.conj in ComplexToSPIRV (#202898)


  Commit: 5e7ec28c5e3a70588bbe9368d3816b009cf3670f
      https://github.com/llvm/llvm-project/commit/5e7ec28c5e3a70588bbe9368d3816b009cf3670f
  Author: Andrzej Warzyński <andrzej.warzynski at arm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
    M clang/test/CodeGen/AArch64/neon-intrinsics.c
    M clang/test/CodeGen/AArch64/neon-misc.c
    A clang/test/CodeGen/AArch64/neon/conversion-fullfp16.c
    M clang/test/CodeGen/AArch64/neon/intrinsics.c
    M clang/test/CodeGen/AArch64/v8.2a-neon-intrinsics.c

  Log Message:
  -----------
  [clang][CIR][AArch64] Add lowering for conversion intrinsics (#199990)

This PR adds lowering for intrinsic from the following groups:
* https://arm-software.github.io/acle/neon_intrinsics/advsimd.html#conversions
* https://arm-software.github.io/acle/neon_intrinsics/advsimd.html#conversions-2

It continues the work started in #190961 and #193273. This PR implements
conversions from FP to integer types where the bit-wdith does not
change:
  * vcvt_s64_f64
  * vcvt_u64_f64
  * vcvt_s32_f32
  * vcvtq_s32_f32
  * vcvtq_s64_f64
  * vcvt_u32_f32
  * vcvtq_u32_f32
  * vcvtq_u64_f64
  * vcvt_s16_f16
  * vcvtq_s16_f16
  * vcvt_u16_f16
  * vcvtq_u16_f16

The corresponding tests are moved from:
  * clang/test/CodeGen/AArch64/

to:
  * clang/test/CodeGen/AArch64/neon/

The lowering follows the existing implementation in
CodeGen/TargetBuiltins/ARM.cpp.


  Commit: 046bd54d17a057fdf344889f8e4b1b8e6d850dd7
      https://github.com/llvm/llvm-project/commit/046bd54d17a057fdf344889f8e4b1b8e6d850dd7
  Author: Pengcheng Wang <wangpengcheng.pp at bytedance.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
    M llvm/test/CodeGen/RISCV/add-before-shl.ll
    M llvm/test/CodeGen/RISCV/callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
    M llvm/test/CodeGen/RISCV/machine-pipeliner.ll
    M llvm/test/CodeGen/RISCV/nontemporal.ll
    M llvm/test/CodeGen/RISCV/push-pop-popret.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr-fpr.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/nontemporal-vp-scalable.ll
    M llvm/test/CodeGen/RISCV/rvv/pr95865.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
    M llvm/test/CodeGen/RISCV/rvv/vxrm-insert-out-of-loop.ll
    M llvm/test/CodeGen/RISCV/select-cc.ll
    M llvm/test/CodeGen/RISCV/xqccmp-callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/xqccmp-push-pop-popret.ll

  Log Message:
  -----------
  [RISCV] Set CostPerUse to 1 only when optimizing for size (#201501)

We saw some regressions because of bad RAs as the cost of registers
beyond x8-x15 are bigger. This is why `DisableCostPerUse` was added
in https://github.com/llvm/llvm-project/issues/83320.

In this PR, we change it to set `CostPerUse=1` only when optimizing
for size.

Code size increases less than 0.1% in llvm-test-suite.


  Commit: 700ff25b03ec747784f1e6a92e076ee009db37aa
      https://github.com/llvm/llvm-project/commit/700ff25b03ec747784f1e6a92e076ee009db37aa
  Author: Louis Dionne <ldionne.2 at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libcxx/include/thread

  Log Message:
  -----------
  [libc++] Hoist <compare> outside the threads guard in <thread> (#202535)

The standard mandates [thread.syn] include <compare> as part of
<thread>'s synopsis. This is a standards-mandated dependency, not a
thread-feature dependency, so it should be visible regardless of
_LIBCPP_HAS_THREADS.

This matches how we handle standard-mandated includes elsewhere, see for
example #134877.


  Commit: b836063bbf6f856c85801e40e31e8221f240653d
      https://github.com/llvm/llvm-project/commit/b836063bbf6f856c85801e40e31e8221f240653d
  Author: Madhur Amilkanthwar <madhura at nvidia.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LoopFuse.cpp

  Log Message:
  -----------
  [LoopFusion] Drop duplicate write-write dependence check (NFC) (#203173)

`dependencesAllowFusion()` re-tested every FC0-write vs FC1-write pair
in the second loop nest, duplicating the checks already done in the
first. Iterate only the remaining FC0-read vs FC1-write pairs; the set
of checked dependences (W0xW1, W0xR1, R0xW1) is unchanged.


  Commit: 8210a58044d1e6d86473fdf810396d285c86ff36
      https://github.com/llvm/llvm-project/commit/8210a58044d1e6d86473fdf810396d285c86ff36
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libcxxabi/src/demangle/Utility.h
    M llvm/include/llvm/Demangle/DemangleConfig.h
    M llvm/include/llvm/Demangle/Utility.h

  Log Message:
  -----------
  [Demangle] Guard DEMANGLE_ABI and add missing annotation (#202920)

This updates the DEMANGLE_ABI annotation to only be defined if it is not
already defined. This is required to parse the Demangle headers with the
ids-check script.
In addition, this adds one missing DEMANGLE_ABI annotation.

This effort is tracked in #109483.


  Commit: 0cce78251f4c534b0d0a5ad55dd470e101ea9b94
      https://github.com/llvm/llvm-project/commit/0cce78251f4c534b0d0a5ad55dd470e101ea9b94
  Author: Tim Besard <tim.besard at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/SPIRV/SPIRVEmitIntrinsics.cpp
    A llvm/test/CodeGen/SPIRV/select-aggregate.ll
    A llvm/test/CodeGen/SPIRV/select-composite-constant.ll

  Log Message:
  -----------
  [SPIR-V] Lower `select` instructions with aggregate operands (#201417)

Context: `SPIRVEmitIntrinsics` represents aggregate (array/struct) SSA
values as i32 value-ids, keeping the real type on the side for SPIR-V
emission. `preprocessCompositeConstants()` rewrites composite constant
operands into those value-ids.

A `select` takes its result type from its operands, so rewriting one arm
leaves the select with an aggregate result type but an i32 operand,
which is invalid. The exact failure mode depends: a composite-constant
arm tripped the verifier ("Select values must have same type as select
instruction"), while a non-constant arm (say a load) only became a
value-id later, in the visitor pass, at which point
`replaceMemInstrUses()` found a `select` among its users and hit an
unreachable.

I pushed two commits fixing this, one limited to my use case, another
more general:

1. Constant arms only. The common case is a select between two composite
constants, such as two complex literals. Once both arms are value-ids,
mutate the select to i32 and record its real type in `AggrConstTypes`;
the existing visitor turns its `extractvalue` users into `spv_extractv`.

2. An arm can also be a load or `insertvalue` result, which only becomes
a value-id later, in the visitor pass. By then the select has already
been mutated to i32, so its operand has to be reconciled when the arm is
lowered. This commit makes `select` behave like `PHINode` (which already
handles this): mutate every aggregate select to i32 up front, and handle
`SelectInst` in `replaceMemInstrUses()` so the operand and its
`extractvalue` users get fixed up as each arm is lowered. Nested
aggregate selects fall out of the same up-front mutation.

Developed with the help of Claude 4.8.

Closes https://github.com/llvm/llvm-project/issues/151344

---------

Co-authored-by: Claude Opus 4.8 (1M context) <noreply at anthropic.com>


  Commit: 4b3deaeb0d85fda9f6eee73f65f0be16b0e00698
      https://github.com/llvm/llvm-project/commit/4b3deaeb0d85fda9f6eee73f65f0be16b0e00698
  Author: Sven van Haastregt <sven.vanhaastregt at arm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/unittests/DebugInfo/PDB/CMakeLists.txt

  Log Message:
  -----------
  Fix DebugInfo unittests shared library build (#202943)

Fixes: `PublicsStreamTest.cpp.o: undefined reference to symbol
'_ZN4llvm6object18GenericBinaryErrorC1ERKNS_5TwineENS0_12object_errorE'`
under `BUILD_SHARED_LIBS=1`.


  Commit: 9673aae1fc67abcab756ed3f6e36dff846e8228c
      https://github.com/llvm/llvm-project/commit/9673aae1fc67abcab756ed3f6e36dff846e8228c
  Author: khaki3 <47756807+khaki3 at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M flang/lib/Lower/PFTBuilder.cpp
    A flang/test/Lower/OpenACC/acc-declare-interface-body.f90

  Log Message:
  -----------
  [flang][OpenACC] Don't hoist declare directive out of interface bodies (#202806)

Example:
```fortran
program main
  real :: a(10, 60)
  interface
    subroutine compute(a)
      real :: a(10, 60)
!$acc declare present(a)
    end subroutine
  end interface
  call compute(a)
end program
```

In this code, the `!$acc declare` inside the interface body is hoisted
into the
host program unit and lowered there, where its operand (the interface
dummy)
has no IR value, so lowering aborts with "symbol is not mapped to any IR
value".
This happens because interface-body procedures are not function-like
units, so
the directive is appended to the enclosing unit's evaluation list.

Fix: track interface-body nesting in the PFT builder and do not add an
`OpenACCDeclarativeConstruct` to the enclosing unit's evaluation list
while
inside one. The directive is no longer hoisted out and is generated only
in its
proper scope (the procedure definition or a module-level declare).


  Commit: 8acfc364e9f788367ff0beab5c76a3527a689a0b
      https://github.com/llvm/llvm-project/commit/8acfc364e9f788367ff0beab5c76a3527a689a0b
  Author: Pavel Labath <pavel at labath.sk>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libc/include/arpa/inet.yaml
    A libc/include/htons-family.yaml
    M libc/include/netinet/in.yaml
    M libc/utils/docgen/netinet/in.yaml

  Log Message:
  -----------
  [libc] Add the htons function family to netinet/in.h (#203028)

As required by POSIX.

I've used the merge_yaml_files functionality to avoid duplication.

Assisted by Gemini.


  Commit: f5bf584afaaf0549fbf5d645298ff5a3bea31b96
      https://github.com/llvm/llvm-project/commit/f5bf584afaaf0549fbf5d645298ff5a3bea31b96
  Author: Konstantin Belochapka <konstantin.belochapka at sony.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/Driver/ToolChains/PS4CPU.cpp
    M clang/test/Driver/ps5-linker.c

  Log Message:
  -----------
  [clang][PS5] Clang driver PS5 - pass the target CPU to lld. (#202924)

Forward the PS5 target CPU from the clang driver to lld as
`-plugin-opt=mcpu=znver2`, matching behavior of other platforms.

Most drivers call addLTOOptions to include LTO-related link options. That includes specifying mcpu. The PS5 driver doesn't yet call addLTOOptions. In time I hope we'll arrive at a point where we can refactor to use the same functionality. This is one step towards that.
---------

Co-authored-by: Edd Dawson <edd.dawson at sony.com>


  Commit: b01d0342c129405c30947f459cf055bbe8846974
      https://github.com/llvm/llvm-project/commit/b01d0342c129405c30947f459cf055bbe8846974
  Author: jay0x <90309873+blazie2004 at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M flang/lib/Semantics/check-call.cpp
    M flang/lib/Semantics/check-call.h
    M flang/lib/Semantics/expression.cpp
    A flang/test/Semantics/call47.f90

  Log Message:
  -----------
  [Flang] Reject keyword arguments in statement function calls (#198610)

**Problem**
Flang silently accepted keyword arguments in calls to statement
functions, violating F2018 C1535.


**Standard: F2018 §15.5.1 C1535**: In a reference to a procedure whose
interface is implicit at the point of the reference, the actual argument
shall not be a keyword argument.

Flang silently compiles the following code without giving error` Keyword
argument 'x' at (1) is invalid in a statement function
`
```
program test
  integer :: f1, x, c
  f1(x) = x / 2
  c = f1(x=10)  ! Should be an error
end program

```

**Summary**
Fixed an issue where statement functions were incorrectly treated as
having an explicit interface, causing argument checks to be skipped.
Now, statement functions are marked correctly so existing checks run and
proper errors are shown

**Fixes** : [198523](https://github.com/llvm/llvm-project/issues/198523)

---------

Co-authored-by: Jay Satish Kumar Patel <kumarpat at pe31.hpc.amslabs.hpecorp.net>


  Commit: 076a0a3aacca9c01ca8b6602589752d28e5dbf38
      https://github.com/llvm/llvm-project/commit/076a0a3aacca9c01ca8b6602589752d28e5dbf38
  Author: Abid Qadeer <haqadeer at amd.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M flang/lib/Lower/OpenMP/OpenMP.cpp
    M flang/lib/Lower/OpenMP/Utils.cpp
    M flang/lib/Lower/OpenMP/Utils.h

  Log Message:
  -----------
  [flang][OpenMP] Move TargetOMPContext to shared FlangOMPContext (NFC) (#202677)

Moving the class to shared code makes it available for reuse by
forthcoming DECLARE VARIANT lowering without any functional change to
existing metadirective lowering.


  Commit: ed29c68bbdf52f377120817b7a371f5ba641b0d0
      https://github.com/llvm/llvm-project/commit/ed29c68bbdf52f377120817b7a371f5ba641b0d0
  Author: Pavel Labath <pavel at labath.sk>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libc/fuzzing/CMakeLists.txt
    A libc/fuzzing/arpa/CMakeLists.txt
    A libc/fuzzing/arpa/inet/CMakeLists.txt
    A libc/fuzzing/arpa/inet/inet_aton_differential_fuzz.cpp

  Log Message:
  -----------
  [libc] Add a differential fuzzer for inet_aton (#200341)


  Commit: 8bb9b2ec2274f607151b18cecefd09252110fe37
      https://github.com/llvm/llvm-project/commit/8bb9b2ec2274f607151b18cecefd09252110fe37
  Author: Paul Walker <paul.walker at arm.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
    M llvm/test/Analysis/CostModel/AArch64/sve-intrinsics.ll
    A llvm/test/Analysis/CostModel/AArch64/sve-vector-reduce-fp.ll

  Log Message:
  -----------
  [LLVM][CostModel][SVE] Return InvalidCost for bfloat scalable vector ordered arithmetic reductions. (#202569)


  Commit: e95871719c41a8de96b438b962ed3b8f869b9e0c
      https://github.com/llvm/llvm-project/commit/e95871719c41a8de96b438b962ed3b8f869b9e0c
  Author: Luke Lau <luke at igalia.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp

  Log Message:
  -----------
  [VPlan] Recalculate VPDT in handleUncountableExitsWithSideEffects (#203233)

In the loop before we're modifying the CFG, but this invalidates the
dominator tree. We need to recalculate since we query it later on. I
can't really think of a test case for this, if anything using the
stale dominator tree with the extra branch will make the dominance
queries more conservative. But it's probably something we should fix.


  Commit: 0c304c8b69cbb51ec8d68d2ee67b896767c0484e
      https://github.com/llvm/llvm-project/commit/0c304c8b69cbb51ec8d68d2ee67b896767c0484e
  Author: Gaurav Dhingra <gauravdhingra.gxyd at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang-tools-extra/clang-tidy/readability/InconsistentIfElseBracesCheck.cpp
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/test/clang-tidy/checkers/readability/inconsistent-ifelse-braces-attributes.cpp
    M clang-tools-extra/test/clang-tidy/checkers/readability/inconsistent-ifelse-braces.cpp

  Log Message:
  -----------
  [clang-tidy] Ignore label-like statements when checking if/else bodies (#202869)

Fixes #194694


  Commit: 072c355ae4854a2eff7d7a860c3dababe33f58f9
      https://github.com/llvm/llvm-project/commit/072c355ae4854a2eff7d7a860c3dababe33f58f9
  Author: Ryotaro Kasuga <kasuga.ryotaro at fujitsu.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    A llvm/test/Transforms/LoopInterchange/inner-induciton-step-is-not-invariant.ll

  Log Message:
  -----------
  [LoopInterchange] Add tests for outer-variant inner IV step (NFC) (#202750)

Adds test cases for #202383 and #202401. Both have an induction variable
in the inner loop whose step value is not loop-invariant with respect to
the outer loop.


  Commit: 625538f44601b906a3db03b2b110f50915ca3ecd
      https://github.com/llvm/llvm-project/commit/625538f44601b906a3db03b2b110f50915ca3ecd
  Author: Paweł Bylica <pawel at hepcolgum.band>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Support/KnownBits.cpp
    M llvm/unittests/Support/KnownBitsTest.cpp

  Log Message:
  -----------
  [KnownBits] Fix add() SelfAdd assertion for bitwidths >= 512 (#202769)

`KnownBits::add()` with `SelfAdd=true` lowers `X+X` to `shl(X, 1)` using
a fixed 8-bit shift amount:

```cpp
KnownBits Amt = KnownBits::makeConstant(APInt(8, 1));
return KnownBits::shl(LHS, Amt, NUW, NSW, /*ShAmtNonZero=*/true);
```

The comment there claims the shift-amount bitwidth is independent of the
source bitwidth, but that is not true: `shl()`'s `getMaxShiftAmount()`
extracts `Log2_32(BitWidth)` bits from the shift amount's max value when
`BitWidth` is a power of two:

```cpp
static unsigned getMaxShiftAmount(const APInt &MaxValue, unsigned BitWidth) {
  if (isPowerOf2_32(BitWidth))
    return MaxValue.extractBitsAsZExtValue(Log2_32(BitWidth), 0);
  ...
}
```

For source widths `>= 512`, `Log2_32(BitWidth) >= 9`, so extracting that
many bits from the 8-bit shift amount trips the assertion in
`APInt::extractBitsAsZExtValue`:

```
Assertion `bitPosition < BitWidth && (numBits + bitPosition) <= BitWidth && "Illegal bit extraction"' failed.
 #9  llvm::APInt::extractBitsAsZExtValue(unsigned int, unsigned int) const
#10  llvm::KnownBits::shl(...)
#11  llvm::KnownBits::add(...)
```

(256 is the boundary that still works: `Log2_32(256) == 8`, extracting
exactly 8 bits from the 8-bit amount.)

Fix: make the shift-amount bitwidth match the source bitwidth so the
extraction is always in bounds. The `SelfAdd` path was introduced in
#188078.

Found via fuzzing. Adds a `SelfAddWide` regression test covering widths
256/512/1024.


  Commit: 831ed97b1215fdf506109029e4adf30de84c5019
      https://github.com/llvm/llvm-project/commit/831ed97b1215fdf506109029e4adf30de84c5019
  Author: Mehdi Amini <joker.eph at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M mlir/docs/LangRef.md

  Log Message:
  -----------
  [mlir][LangRef] Clarify terminator continuations (#201111)

Document that terminators may have no normal control-flow continuation,
such as ub.unreachable. Also clarify that no-return calls do not remove
the structural terminator requirement.

Assisted-by: Codex


  Commit: 9d98437fffe4cef9435d7202ecd4b3c88fdbb7ae
      https://github.com/llvm/llvm-project/commit/9d98437fffe4cef9435d7202ecd4b3c88fdbb7ae
  Author: Fangrui Song <i at maskray.me>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/ADT/StringMap.h
    M llvm/lib/Transforms/IPO/StripSymbols.cpp
    M llvm/unittests/ADT/StringMapTest.cpp

  Log Message:
  -----------
  [StringMap] Invalidate iterators in remove() (#203249)

erase() bumps the epoch to invalidate iterators (#202237), but the
lower-level remove() — which detaches an entry without destroying it,
used
by ValueSymbolTable via Value::setName() — did not. Move the
incrementEpoch() into remove() so remove-while-iterating fails fast
under
LLVM_ENABLE_ABI_BREAKING_CHECKS too.

Aided by Claude Opus 4.8
Reland after lldb fix #203035


  Commit: f4a027364add48b3522ead105494187ded58047f
      https://github.com/llvm/llvm-project/commit/f4a027364add48b3522ead105494187ded58047f
  Author: Alexandre Perez <alexandreperez at meta.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M lldb/test/API/tools/lldb-dap/coreFile/TestDAP_coreFile.py
    M lldb/tools/lldb-dap/Handler/AttachRequestHandler.cpp

  Log Message:
  -----------
  [lldb-dap] Support loading core files through attachCommands (#202785)

The `attachCommands` attach option lets users bootstrap a session with
arbitrary LLDB commands, but a command that loaded a core (e.g. `target
create --core`) produced a broken session:
`ConfigurationDoneRequestHandler` would call `process.Continue()` on the
core and fail, because the non-live-session handling was keyed on the
`coreFile` attach argument rather than on the actual resulting process.

This teaches `AttachRequestHandler` to detect, after the attach commands
run, whether the selected process was loaded from a core via the
`SBProcess:: IsLiveDebugSession()` API added in #203111. When it is a
core, it sets `stop_at_entry` and clears `is_live_session`, mirroring
what the `coreFile` key does.


  Commit: fee67eec6d7f9e40d366c548aa7c59f98ca3b163
      https://github.com/llvm/llvm-project/commit/fee67eec6d7f9e40d366c548aa7c59f98ca3b163
  Author: Paweł Bylica <pawel at hepcolgum.band>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
    A llvm/test/CodeGen/X86/flags-copy-lowering-unreachable.mir

  Log Message:
  -----------
  [X86] Don't assert on EFLAGS copies in unreachable blocks (#203208)

X86FlagsCopyLowering collects the EFLAGS copies to lower using a
ReversePostOrderTraversal, which only visits blocks reachable from the
entry. Its end-of-pass verification, however, iterated over every block
in the function, so an EFLAGS copy left in an unreachable block (e.g.
produced by ISel for an always-taken branch whose other edge is dead)
tripped the "Unlowered EFLAGS copy!" assertion.

Such copies are harmless: the unreachable block is removed by the
unreachable-block elimination pass that runs right after this one,
before register allocation, so the copy never reaches a pass that cannot
handle it. Restrict the verification to reachable blocks (depth_first
from the entry) to match the set of blocks actually processed.

Found via fuzzing (llvm-isel-fuzzer).


  Commit: 32ecd3e7ff64cab044716e39d14f880cf5a7367d
      https://github.com/llvm/llvm-project/commit/32ecd3e7ff64cab044716e39d14f880cf5a7367d
  Author: Ryotaro Kasuga <kasuga.ryotaro at fujitsu.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LoopInterchange.cpp
    M llvm/test/Transforms/LoopInterchange/non-phi-uses-lcssa-phi.ll

  Log Message:
  -----------
  [LoopInterchange] Bail out when outer loop latch PHI has non-PHI user (#201923)

When there are non-PHI instructions in the outer loop that use values
originating from the LCSSA PHIs of the inner loop, it becomes difficult
to adjust the wiring during the transformation. In fact, multiple issues
(#200819 and #201571) have been raised related to this pattern. #201059
tried to resolve the issue by modifying the transformation phase, but it
was insufficient.
Instead of spending effort in the transformation phase, this patch adds
an additional check in the legality check and rejects such cases. I
think the cases rejected by this additional check are not very
practical, so the impact on realistic cases should be low, and it is
simpler than adjusting the wiring in the transformation phase.
This patch also effectively reverts #201059, as it is no longer
necessary.

Fix #201571.


  Commit: c8ad049db78ae52052722b6f42b54cd2a666072b
      https://github.com/llvm/llvm-project/commit/c8ad049db78ae52052722b6f42b54cd2a666072b
  Author: Ryotaro Kasuga <kasuga.ryotaro at fujitsu.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Transforms/Scalar/LoopInterchange.cpp
    M llvm/test/Transforms/LoopInterchange/reduction2mem-limitation.ll

  Log Message:
  -----------
  [LoopInterchange] Consolidate induction and reduction vars check (#203197)

Previously, the handling of PHI nodes in loop headers was scattered. In
particular, there were two separate functions, `findInductions` and
`findInductionAndReductions`, which made the code difficult to reason
about. This patch consolidates these two functions, along with their
related caller logic, into a single function,
`checkInductionsAndReductions`. Although some remarks and debug outputs
have changed as a result, I believe the functionality itself remains
unchanged.


  Commit: 7daddf2b6f44960344157a0accb3963a7d87ca03
      https://github.com/llvm/llvm-project/commit/7daddf2b6f44960344157a0accb3963a7d87ca03
  Author: Jameson Nash <vtjnash at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M bolt/docs/CMakeLists.txt
    M clang-tools-extra/docs/CMakeLists.txt
    M clang/docs/CMakeLists.txt
    M cmake/Modules/HandleDoxygen.cmake
    M flang/CMakeLists.txt
    M flang/docs/CMakeLists.txt
    M lldb/CMakeLists.txt
    M lldb/docs/CMakeLists.txt
    M llvm/CMakeLists.txt
    M llvm/docs/CMakeLists.txt
    M mlir/docs/CMakeLists.txt
    M openmp/docs/CMakeLists.txt
    M polly/docs/CMakeLists.txt
    M runtimes/CMakeLists.txt

  Log Message:
  -----------
  [docs] try again to handle doxygen everywhere (#203081)

The previous attempt at this (b7da9565017e32c18b927a7637714d1b660b558d)
still broke standalone builds. Now I have locally tested standalone
flang, runtimes (with openmp), lldb, combined builds, and the utils
script. Hopefully that covers everything this time, and gets everything
into a more consistent state (always using the HandleDoxygen script in
the same way, included exactly once as required by the cmake design).


  Commit: 59e18f41b35de71799ad8f2f615e3c01bac86e1e
      https://github.com/llvm/llvm-project/commit/59e18f41b35de71799ad8f2f615e3c01bac86e1e
  Author: Jameson Nash <vtjnash at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/CodeGen/CGCall.cpp

  Log Message:
  -----------
  [clang] `this` getter missed in ConstructAttributeList (#203010)

In https://reviews.llvm.org/D159247 (400d3261a0da56554aee8e5a2fbc27eade9d05db)
it looks intended to update all of these calls, but missed this. The
effect is that a reference `&this` in a non-zero addrspace would take
this branch and crash there (because it ends up asserting that `this`
is a pointer). DRY the code since this branch looks like it kept
getting copied more incorrectly over time. I don't have an actual use
or test for this, I just noticed it while I was trying to break other
things in fuzzing.


  Commit: 97ed1342b095adc130467b98350a0dbd91dfad02
      https://github.com/llvm/llvm-project/commit/97ed1342b095adc130467b98350a0dbd91dfad02
  Author: Jameson Nash <vtjnash at gmail.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M clang/lib/Basic/Targets/AMDGPU.cpp
    M clang/lib/Basic/Targets/AMDGPU.h

  Log Message:
  -----------
  [AMDGPU] remove DefIsPriv mapping (#202694)

Since various commits that now avoid immediately casting most
temporaries, and now follow Sema for variables, this looks like tests
pass now without needing a second map to correct those issues
afterwards. Hopefully this will help find any similar remaining issues
expeditiously, if any.


  Commit: 653865dd8bb337b24a79a288afa30ee5206f8342
      https://github.com/llvm/llvm-project/commit/653865dd8bb337b24a79a288afa30ee5206f8342
  Author: Aditya Trivedi <120598696+adit4443ya at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M flang/lib/Semantics/resolve-directives.cpp
    A flang/test/Semantics/OpenMP/use-rename-array-dsa.f90

  Log Message:
  -----------
  [Flang][OpenMP] Fix implicit symbol resolution for USE-renamed arrays (#189215)

[Flang][OpenMP] Fix USE-renamed array DSA in OpenMP regions

  Problem: for a USE-renamed symbol (e.g. USE mod, ONLY: s_ary => ary),
  the HostAssoc in the OMP scope was created under the original name
  "ary" instead of the local alias "s_ary".

  Fix: add a DeclareNewAccessEntity overload that takes an explicit
  SourceName, and call it with symbol->name() (the alias) rather than
  the ultimate symbol's name, so the HostAssoc is created under the
  name the user wrote.

  Fixes #185344

  Assisted-by: Claude Sonnet 4.6


  Commit: 6ff34e926827050dfca1874b4fdf16f186f533f0
      https://github.com/llvm/llvm-project/commit/6ff34e926827050dfca1874b4fdf16f186f533f0
  Author: Pavel Labath <pavel at labath.sk>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libc/config/linux/aarch64/entrypoints.txt
    M libc/config/linux/riscv/entrypoints.txt
    M libc/config/linux/x86_64/entrypoints.txt
    M libc/include/sys/socket.yaml
    M libc/src/__support/OSUtil/linux/syscall_wrappers/CMakeLists.txt
    A libc/src/__support/OSUtil/linux/syscall_wrappers/recvmmsg.h
    M libc/src/sys/socket/CMakeLists.txt
    M libc/src/sys/socket/linux/CMakeLists.txt
    A libc/src/sys/socket/linux/recvmmsg.cpp
    A libc/src/sys/socket/recvmmsg.h
    M libc/test/src/sys/socket/linux/CMakeLists.txt
    R libc/test/src/sys/socket/linux/sendmmsg_test.cpp
    A libc/test/src/sys/socket/linux/sendrecvmmsg_test.cpp
    M libc/utils/docgen/sys/socket.yaml

  Log Message:
  -----------
  [libc] Implement recvmmsg (on linux) (#202328)

The function (unlike sendmmsg) takes a timeout argument, so I make sure
to always call the version with a 64-bit time_t. I've also renamed the
sendmmsg_test.cpp unit test to sendrecvmmsg_test.cpp to test both
functions. I also updated the yaml config and docgen files to include
the new function and the struct_timespec type dependency.

Assisted by Gemini.


  Commit: 4c672853cd2a8689474a539a06b2c423440f1d95
      https://github.com/llvm/llvm-project/commit/4c672853cd2a8689474a539a06b2c423440f1d95
  Author: anjenner <161845516+anjenner at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fcmp.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.icmp.mir
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w32.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w64.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w32.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w64.ll

  Log Message:
  -----------
  [AMDGPU][GlobalISel] Add register bank legalize rules for amdgcn_icmp, amdgcn_fcmp (#172017)


  Commit: e1f9a860f628a649cf5c7d1386f3649c400e5c9d
      https://github.com/llvm/llvm-project/commit/e1f9a860f628a649cf5c7d1386f3649c400e5c9d
  Author: Pavel Labath <pavel at labath.sk>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libc/hdr/types/CMakeLists.txt
    A libc/hdr/types/struct_sockaddr_in6.h
    M libc/include/CMakeLists.txt
    M libc/include/llvm-libc-macros/netinet-in-macros.h
    M libc/include/llvm-libc-types/CMakeLists.txt
    A libc/include/llvm-libc-types/struct_sockaddr_in6.h
    M libc/include/netinet/in.yaml
    M libc/test/src/netinet/CMakeLists.txt
    M libc/test/src/netinet/in_test.cpp
    M libc/test/src/sys/socket/linux/CMakeLists.txt
    M libc/test/src/sys/socket/linux/bind_test.cpp
    M libc/utils/docgen/netinet/in.yaml

  Log Message:
  -----------
  [libc] Add the sockaddr_in6 type and IN6ADDR_*_INIT macros (#201357)

This patch adds struct sockaddr_in6 and the
IN6ADDR_ANY_INIT/IN6ADDR_LOOPBACK_INIT initializer macros. These are
configured to be exported via <netinet/in.h>.

I also added tests for these new features:
- layout and initialization check in test/src/netinet/in_test.cpp
verifying sockaddr_in6 size/member alignment and the in6_addr
initializer macros.
- a smoke test in test/src/sys/socket/linux/bind_test.cpp to verify
binding AF_INET6 to a localhost address. This requires a configured ipv6
stack, and may need tweaking/skipping if our build infrastructure does
not support it.

Assisted by Gemini.


  Commit: 1e283d480e348c0a63c0ad8f04b39286b052d518
      https://github.com/llvm/llvm-project/commit/1e283d480e348c0a63c0ad8f04b39286b052d518
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/CAS/ActionCache.h
    M llvm/include/llvm/CAS/BuiltinCASContext.h
    M llvm/include/llvm/CAS/CASID.h
    M llvm/include/llvm/CAS/ObjectStore.h
    M llvm/include/llvm/CAS/OnDiskDataAllocator.h
    M llvm/include/llvm/CAS/OnDiskGraphDB.h
    M llvm/include/llvm/CAS/OnDiskTrieRawHashMap.h
    M llvm/include/llvm/CAS/UnifiedOnDiskCache.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in CAS (#203243)

This updates most LLVM_ABI annotations in the CAS headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: c6f0d5d07e8d2a0861059d22b1bea59c708ecdfb
      https://github.com/llvm/llvm-project/commit/c6f0d5d07e8d2a0861059d22b1bea59c708ecdfb
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/IR/Attributes.h
    M llvm/include/llvm/IR/AutoUpgrade.h
    M llvm/include/llvm/IR/DebugInfoMetadata.h
    M llvm/include/llvm/IR/GVMaterializer.h
    M llvm/include/llvm/IR/Instruction.h
    M llvm/include/llvm/IR/Instructions.h
    M llvm/include/llvm/IR/NVVMIntrinsicUtils.h
    M llvm/include/llvm/IR/PatternMatch.h
    M llvm/include/llvm/IR/PrintPasses.h
    M llvm/include/llvm/IR/ProfDataUtils.h
    M llvm/include/llvm/IR/RuntimeLibcalls.h
    M llvm/include/llvm/IR/SafepointIRVerifier.h
    M llvm/include/llvm/IR/Statepoint.h
    M llvm/include/llvm/IR/TypeFinder.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in IR (#203244)

This updates most LLVM_ABI annotations in the IR headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: 4ebce6e9b66fddd694d2785fec2ac1ce99bd5a7c
      https://github.com/llvm/llvm-project/commit/4ebce6e9b66fddd694d2785fec2ac1ce99bd5a7c
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/Frontend/HLSL/CBuffer.h
    M llvm/include/llvm/Frontend/HLSL/HLSLBinding.h
    M llvm/include/llvm/Frontend/HLSL/RootSignatureMetadata.h
    M llvm/include/llvm/Frontend/OpenMP/OMP.h
    M llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in Frontend (#203245)

This updates most LLVM_ABI annotations in the Frontend headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: 4c0e292f4cb729ecfb33a9ab356dd5b7fe1068e8
      https://github.com/llvm/llvm-project/commit/4c0e292f4cb729ecfb33a9ab356dd5b7fe1068e8
  Author: Fabrice de Gans <Steelskin at users.noreply.github.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M llvm/include/llvm/TableGen/Error.h
    M llvm/include/llvm/TableGen/Main.h
    M llvm/include/llvm/TableGen/Parser.h
    M llvm/include/llvm/TableGen/SetTheory.h
    M llvm/include/llvm/TableGen/StringMatcher.h
    M llvm/include/llvm/TableGen/StringToOffsetTable.h
    M llvm/include/llvm/TableGen/TGTimer.h
    M llvm/include/llvm/TableGen/TableGenBackend.h

  Log Message:
  -----------
  [llvm] Fix most LLVM_ABI annotations in TableGen (#203246)

This updates most LLVM_ABI annotations in the TableGen headers to match
expected usage:
* All public APIs should be properly annotated.
* Inlined functions should not be annotated.

These changes were done by a script fixing annotations on LLVM public
headers and manually checked.

This effort is tracked in #109483.


  Commit: b0c658458d48496adac2b38981b7096adc0a27d1
      https://github.com/llvm/llvm-project/commit/b0c658458d48496adac2b38981b7096adc0a27d1
  Author: Pavel Labath <pavel at labath.sk>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M libc/include/sys/syscall.h.def

  Log Message:
  -----------
  [libc] Add syscall number for recvmmsg_time64 (#203268)

I *think* this will fix the riscv32 bot.


  Commit: a065a1702d7903d63c10cf78d99192036e036650
      https://github.com/llvm/llvm-project/commit/a065a1702d7903d63c10cf78d99192036e036650
  Author: Ilia Kuklin <ikuklin at accesssoftek.com>
  Date:   2026-06-11 (Thu, 11 Jun 2026)

  Changed paths:
    M .github/workflows/build-ci-container-tooling.yml
    M .github/workflows/containers/github-action-ci-tooling/Dockerfile
    M .github/workflows/ids-check.yml
    M .github/workflows/issue-write.yml
    M .github/workflows/release-doxygen.yml
    M .github/workflows/subscriber.yml
    A .github/workflows/test-suite.yml
    A .github/workflows/test-suite/aarch64.cmake
    A .github/workflows/test-suite/configure-and-build.sh
    A .github/workflows/test-suite/llvm.cmake
    A .github/workflows/test-suite/riscv64.cmake
    A .github/workflows/test-suite/x86_64.cmake
    M bolt/docs/CMakeLists.txt
    M bolt/docs/doxygen.cfg.in
    M clang-tools-extra/clang-tidy/bugprone/UseAfterMoveCheck.cpp
    M clang-tools-extra/clang-tidy/misc/DefinitionsInHeadersCheck.cpp
    M clang-tools-extra/clang-tidy/modernize/LoopConvertCheck.cpp
    M clang-tools-extra/clang-tidy/readability/CMakeLists.txt
    M clang-tools-extra/clang-tidy/readability/DeleteNullPointerCheck.cpp
    M clang-tools-extra/clang-tidy/readability/InconsistentIfElseBracesCheck.cpp
    M clang-tools-extra/clang-tidy/readability/ReadabilityTidyModule.cpp
    A clang-tools-extra/clang-tidy/readability/RedundantNestedIfCheck.cpp
    A clang-tools-extra/clang-tidy/readability/RedundantNestedIfCheck.h
    M clang-tools-extra/clang-tidy/utils/HeaderGuard.cpp
    M clang-tools-extra/clang-tidy/utils/IncludeSorter.cpp
    M clang-tools-extra/clangd/SemanticHighlighting.cpp
    M clang-tools-extra/clangd/index/SymbolID.h
    M clang-tools-extra/clangd/refactor/tweaks/DefineInline.cpp
    M clang-tools-extra/docs/CMakeLists.txt
    M clang-tools-extra/docs/ReleaseNotes.rst
    M clang-tools-extra/docs/clang-tidy/Contributing.rst
    M clang-tools-extra/docs/clang-tidy/checks/list.rst
    A clang-tools-extra/docs/clang-tidy/checks/readability/redundant-nested-if.rst
    M clang-tools-extra/docs/doxygen.cfg.in
    M clang-tools-extra/test/clang-tidy/checkers/bugprone/use-after-move.cpp
    M clang-tools-extra/test/clang-tidy/checkers/modernize/Inputs/loop-convert/structures.h
    M clang-tools-extra/test/clang-tidy/checkers/modernize/loop-convert-basic.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/Inputs/redundant-nested-if/common.h
    M clang-tools-extra/test/clang-tidy/checkers/readability/delete-null-pointer.cpp
    M clang-tools-extra/test/clang-tidy/checkers/readability/inconsistent-ifelse-braces-attributes.cpp
    M clang-tools-extra/test/clang-tidy/checkers/readability/inconsistent-ifelse-braces.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-allow-bool-conversion.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx17-allow-bool-conversion.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx17.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx20.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx23.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-cxx26.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if-notes.cpp
    A clang-tools-extra/test/clang-tidy/checkers/readability/redundant-nested-if.cpp
    M clang/docs/CMakeLists.txt
    M clang/docs/LanguageExtensions.rst
    M clang/docs/ReleaseNotes.rst
    M clang/docs/SanitizerSpecialCaseList.rst
    M clang/docs/doxygen.cfg.in
    M clang/include/clang/AST/Decl.h
    M clang/include/clang/AST/DeclTemplate.h
    M clang/include/clang/AST/JSONNodeDumper.h
    M clang/include/clang/AST/OpenMPClause.h
    M clang/include/clang/AST/RecursiveASTVisitor.h
    M clang/include/clang/ASTMatchers/ASTMatchers.h
    M clang/include/clang/ASTMatchers/ASTMatchersInternal.h
    M clang/include/clang/Analysis/Analyses/LifetimeSafety/Utils.h
    M clang/include/clang/Analysis/CallGraph.h
    M clang/include/clang/Basic/Attr.td
    M clang/include/clang/Basic/AttrDocs.td
    M clang/include/clang/Basic/Builtins.td
    M clang/include/clang/Basic/DiagnosticDriverKinds.td
    M clang/include/clang/Basic/DiagnosticParseKinds.td
    M clang/include/clang/Basic/DiagnosticSemaKinds.td
    M clang/include/clang/Basic/OpenMPKinds.h
    M clang/include/clang/Basic/Specifiers.h
    M clang/include/clang/CIR/Dialect/Builder/CIRBaseBuilder.h
    M clang/include/clang/CIR/Dialect/IR/CIROps.td
    M clang/include/clang/CIR/LoweringHelpers.h
    M clang/include/clang/CIR/MissingFeatures.h
    M clang/include/clang/Driver/OffloadBundler.h
    M clang/include/clang/Driver/ToolChain.h
    M clang/include/clang/Options/Options.td
    M clang/include/clang/Parse/Parser.h
    M clang/include/clang/ScalableStaticAnalysisFramework/Core/Model/EntityLinkage.h
    M clang/include/clang/Sema/HLSLExternalSemaSource.h
    M clang/include/clang/Sema/Sema.h
    M clang/lib/AST/ASTContext.cpp
    M clang/lib/AST/ASTDumper.cpp
    M clang/lib/AST/ASTImporter.cpp
    M clang/lib/AST/ByteCode/Compiler.cpp
    M clang/lib/AST/ByteCode/Interp.cpp
    M clang/lib/AST/ByteCode/Interp.h
    M clang/lib/AST/ByteCode/InterpBuiltin.cpp
    M clang/lib/AST/ByteCode/InterpHelpers.h
    M clang/lib/AST/ByteCode/MemberPointer.h
    M clang/lib/AST/ByteCode/Opcodes.td
    M clang/lib/AST/ByteCode/Pointer.cpp
    M clang/lib/AST/ByteCode/Pointer.h
    M clang/lib/AST/Comment.cpp
    M clang/lib/AST/Decl.cpp
    M clang/lib/AST/DeclPrinter.cpp
    M clang/lib/AST/DeclTemplate.cpp
    M clang/lib/AST/JSONNodeDumper.cpp
    M clang/lib/AST/OpenMPClause.cpp
    M clang/lib/AST/StmtProfile.cpp
    M clang/lib/AST/TextNodeDumper.cpp
    M clang/lib/ASTMatchers/Dynamic/Marshallers.h
    M clang/lib/ASTMatchers/Dynamic/Registry.cpp
    M clang/lib/Analysis/ExprMutationAnalyzer.cpp
    M clang/lib/Analysis/FlowSensitive/DataflowAnalysisContext.cpp
    M clang/lib/Basic/Targets/AMDGPU.cpp
    M clang/lib/Basic/Targets/AMDGPU.h
    M clang/lib/Basic/Targets/X86.cpp
    M clang/lib/CIR/CodeGen/CIRGenAsm.cpp
    M clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
    M clang/lib/CIR/CodeGen/CIRGenBuiltinAMDGPU.cpp
    M clang/lib/CIR/CodeGen/CIRGenCUDANV.cpp
    M clang/lib/CIR/CodeGen/CIRGenExpr.cpp
    M clang/lib/CIR/CodeGen/CIRGenOpenACCRecipe.cpp
    M clang/lib/CIR/CodeGen/CIRGenStmtOpenACC.cpp
    M clang/lib/CIR/CodeGen/CIRGenVTables.cpp
    M clang/lib/CIR/Dialect/IR/CIRDialect.cpp
    M clang/lib/CIR/Dialect/Transforms/CXXABILowering.cpp
    M clang/lib/CIR/Dialect/Transforms/FlattenCFG.cpp
    M clang/lib/CIR/Dialect/Transforms/LoweringPrepare.cpp
    M clang/lib/CIR/Dialect/Transforms/TargetLowering/CIRABIRewriteContext.cpp
    M clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
    M clang/lib/CIR/Lowering/LoweringHelpers.cpp
    M clang/lib/CodeGen/CGCall.cpp
    M clang/lib/CodeGen/CGHLSLBuiltins.cpp
    M clang/lib/CodeGen/CGHLSLRuntime.h
    M clang/lib/CodeGen/CGOpenMPRuntime.cpp
    M clang/lib/CodeGen/CGStmtOpenMP.cpp
    M clang/lib/CodeGen/CGVTables.cpp
    M clang/lib/CodeGen/CodeGenFunction.h
    M clang/lib/CodeGen/Targets/RISCV.cpp
    M clang/lib/CrossTU/CrossTranslationUnit.cpp
    M clang/lib/Driver/Driver.cpp
    M clang/lib/Driver/ToolChain.cpp
    M clang/lib/Driver/ToolChains/AIX.cpp
    M clang/lib/Driver/ToolChains/AIX.h
    M clang/lib/Driver/ToolChains/AMDGPU.cpp
    M clang/lib/Driver/ToolChains/AMDGPU.h
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp
    M clang/lib/Driver/ToolChains/AMDGPUOpenMP.h
    M clang/lib/Driver/ToolChains/AVR.cpp
    M clang/lib/Driver/ToolChains/AVR.h
    M clang/lib/Driver/ToolChains/Arch/RISCV.cpp
    M clang/lib/Driver/ToolChains/Arch/RISCV.h
    M clang/lib/Driver/ToolChains/Arch/X86.cpp
    M clang/lib/Driver/ToolChains/BareMetal.cpp
    M clang/lib/Driver/ToolChains/BareMetal.h
    M clang/lib/Driver/ToolChains/CSKYToolChain.cpp
    M clang/lib/Driver/ToolChains/CSKYToolChain.h
    M clang/lib/Driver/ToolChains/Clang.cpp
    M clang/lib/Driver/ToolChains/Cuda.cpp
    M clang/lib/Driver/ToolChains/Cuda.h
    M clang/lib/Driver/ToolChains/Darwin.cpp
    M clang/lib/Driver/ToolChains/Darwin.h
    M clang/lib/Driver/ToolChains/Flang.cpp
    M clang/lib/Driver/ToolChains/Flang.h
    M clang/lib/Driver/ToolChains/Fuchsia.cpp
    M clang/lib/Driver/ToolChains/Fuchsia.h
    M clang/lib/Driver/ToolChains/Gnu.cpp
    M clang/lib/Driver/ToolChains/Gnu.h
    M clang/lib/Driver/ToolChains/HIPAMD.cpp
    M clang/lib/Driver/ToolChains/HIPAMD.h
    M clang/lib/Driver/ToolChains/HIPSPV.cpp
    M clang/lib/Driver/ToolChains/HIPSPV.h
    M clang/lib/Driver/ToolChains/HIPUtility.cpp
    M clang/lib/Driver/ToolChains/Hexagon.cpp
    M clang/lib/Driver/ToolChains/Hexagon.h
    M clang/lib/Driver/ToolChains/Linux.cpp
    M clang/lib/Driver/ToolChains/Linux.h
    M clang/lib/Driver/ToolChains/MSP430.cpp
    M clang/lib/Driver/ToolChains/MSP430.h
    M clang/lib/Driver/ToolChains/MSVC.cpp
    M clang/lib/Driver/ToolChains/MSVC.h
    M clang/lib/Driver/ToolChains/MinGW.cpp
    M clang/lib/Driver/ToolChains/MinGW.h
    M clang/lib/Driver/ToolChains/NetBSD.cpp
    M clang/lib/Driver/ToolChains/NetBSD.h
    M clang/lib/Driver/ToolChains/PS4CPU.cpp
    M clang/lib/Driver/ToolChains/PS4CPU.h
    M clang/lib/Driver/ToolChains/SPIRVOpenMP.cpp
    M clang/lib/Driver/ToolChains/SPIRVOpenMP.h
    M clang/lib/Driver/ToolChains/SYCL.cpp
    M clang/lib/Driver/ToolChains/SYCL.h
    M clang/lib/Driver/ToolChains/VEToolchain.cpp
    M clang/lib/Driver/ToolChains/VEToolchain.h
    M clang/lib/Driver/ToolChains/WebAssembly.cpp
    M clang/lib/Driver/ToolChains/WebAssembly.h
    M clang/lib/Driver/ToolChains/XCore.cpp
    M clang/lib/Driver/ToolChains/XCore.h
    M clang/lib/Driver/ToolChains/ZOS.cpp
    M clang/lib/Driver/ToolChains/ZOS.h
    M clang/lib/Format/TokenAnnotator.cpp
    M clang/lib/Frontend/ASTUnit.cpp
    M clang/lib/Frontend/CompilerInvocation.cpp
    M clang/lib/Headers/CMakeLists.txt
    A clang/lib/Headers/riscv_packed_simd.h
    M clang/lib/Index/IndexingContext.cpp
    M clang/lib/InstallAPI/Visitor.cpp
    M clang/lib/Parse/ParseDeclCXX.cpp
    M clang/lib/Parse/ParseOpenMP.cpp
    M clang/lib/ScalableStaticAnalysisFramework/Analyses/CallGraph/CallGraphExtractor.cpp
    M clang/lib/ScalableStaticAnalysisFramework/Core/TUSummary/TUSummaryExtractor.cpp
    M clang/lib/Sema/HLSLExternalSemaSource.cpp
    M clang/lib/Sema/SemaAPINotes.cpp
    M clang/lib/Sema/SemaConcept.cpp
    M clang/lib/Sema/SemaDecl.cpp
    M clang/lib/Sema/SemaDeclCXX.cpp
    M clang/lib/Sema/SemaExprMember.cpp
    M clang/lib/Sema/SemaHLSL.cpp
    M clang/lib/Sema/SemaOpenMP.cpp
    M clang/lib/Sema/SemaOverload.cpp
    M clang/lib/Sema/SemaRISCV.cpp
    M clang/lib/Sema/SemaTemplate.cpp
    M clang/lib/Sema/SemaTemplateDeduction.cpp
    M clang/lib/Sema/SemaTemplateDeductionGuide.cpp
    M clang/lib/Sema/SemaTemplateInstantiate.cpp
    M clang/lib/Sema/SemaTemplateInstantiateDecl.cpp
    M clang/lib/Sema/SemaType.cpp
    M clang/lib/Sema/TreeTransform.h
    M clang/lib/Serialization/ASTReader.cpp
    M clang/lib/Serialization/ASTReaderDecl.cpp
    M clang/lib/Serialization/ASTWriter.cpp
    M clang/lib/Serialization/ASTWriterDecl.cpp
    M clang/lib/StaticAnalyzer/Checkers/BlockInCriticalSectionChecker.cpp
    M clang/lib/StaticAnalyzer/Checkers/StdLibraryFunctionsChecker.cpp
    M clang/lib/StaticAnalyzer/Core/BugSuppression.cpp
    M clang/lib/Tooling/Syntax/BuildTree.cpp
    M clang/test/AST/ByteCode/builtins.c
    M clang/test/AST/ByteCode/codegen.c
    M clang/test/AST/ByteCode/cxx11.cpp
    M clang/test/AST/ast-dump-templates-pattern.cpp
    A clang/test/Analysis/Scalable/PointerFlow/external-inline-function-in-multi-tu.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-entry-missing-data.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-entry-missing-summary-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/data-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-entity-id-in-data-map.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-entity.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/duplicate-summary-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-missing-entity-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-data-missing-entity-summary.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-suffix.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/entity-name-missing-usr.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-entry-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/id-table-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/invalid-syntax.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-duplicate-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-id-not-uint64.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-linkage-invalid-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-linkage-missing-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-entry-missing-linkage.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-extra-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-missing-id.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/linkage-table-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-invalid-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-missing-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/lu-namespace-not-array.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-data.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-id-table.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-linkage-table.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/missing-lu-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-invalid-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-missing-kind.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-missing-name.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/namespace-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/not-json-extension.txt
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-element-not-object.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-first-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-pairs-field-type.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-invalid-second-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-first-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-pairs-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/pairs-missing-second-field.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/read-entity-summary-no-format-info.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-empty-data-entry.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-empty-namespace.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-external.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-internal.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-multiple.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-linkage-none.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-multiple-namespace-elements.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-single-namespace-element.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/Inputs/rt-two-summary-types.json
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/id-table.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/io.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/linkage.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/permissions.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/round-trip.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/summary-data.test
    A clang/test/Analysis/Scalable/ssaf-format/LUSummary/top-level.test
    M clang/test/CIR/CodeGen/abi-lower-after-unreachable.cpp
    M clang/test/CIR/CodeGen/abstract-cond.c
    M clang/test/CIR/CodeGen/agg-expr-lvalue.c
    M clang/test/CIR/CodeGen/agg-init-constexpr.cpp
    M clang/test/CIR/CodeGen/amdgpu-call-addrspace-cast.cpp
    M clang/test/CIR/CodeGen/amdgpu-stack-alloca-array-decay.cpp
    M clang/test/CIR/CodeGen/array-ctor.cpp
    M clang/test/CIR/CodeGen/array-dtor.cpp
    M clang/test/CIR/CodeGen/array-init-loop-exprs.cpp
    M clang/test/CIR/CodeGen/array.cpp
    M clang/test/CIR/CodeGen/assign-operator.cpp
    M clang/test/CIR/CodeGen/assume-attr.cpp
    M clang/test/CIR/CodeGen/atomic-thread-fence.c
    M clang/test/CIR/CodeGen/atomic.c
    M clang/test/CIR/CodeGen/base-to-derived.cpp
    M clang/test/CIR/CodeGen/basic.c
    M clang/test/CIR/CodeGen/basic.cpp
    M clang/test/CIR/CodeGen/binassign.c
    M clang/test/CIR/CodeGen/binop.cpp
    M clang/test/CIR/CodeGen/bitfield-union.c
    M clang/test/CIR/CodeGen/bitfields.c
    M clang/test/CIR/CodeGen/bitfields.cpp
    M clang/test/CIR/CodeGen/bitfields_be.c
    M clang/test/CIR/CodeGen/builtins-x86.c
    M clang/test/CIR/CodeGen/call-via-class-member-funcptr.cpp
    M clang/test/CIR/CodeGen/call.c
    M clang/test/CIR/CodeGen/call.cpp
    M clang/test/CIR/CodeGen/cast-cxx20.cpp
    M clang/test/CIR/CodeGen/cast.c
    M clang/test/CIR/CodeGen/cast.cpp
    M clang/test/CIR/CodeGen/choose-expr.cpp
    M clang/test/CIR/CodeGen/class.cpp
    M clang/test/CIR/CodeGen/cleanup-automatic-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-with-wrapper-eh.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional-with-wrapper.cpp
    M clang/test/CIR/CodeGen/cleanup-conditional.cpp
    M clang/test/CIR/CodeGen/cleanup-derived-to-base-ref.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-goto-out.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-goto-within.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-tmp-with-exception.cpp
    M clang/test/CIR/CodeGen/cleanup-scope-tmp.cpp
    M clang/test/CIR/CodeGen/cleanup-throw-from-cleanup.cpp
    M clang/test/CIR/CodeGen/cleanup-throwing-dtor.cpp
    M clang/test/CIR/CodeGen/cleanup.cpp
    M clang/test/CIR/CodeGen/cmp.cpp
    M clang/test/CIR/CodeGen/comma.c
    M clang/test/CIR/CodeGen/complex-atomic-cast.c
    M clang/test/CIR/CodeGen/complex-builtins.cpp
    M clang/test/CIR/CodeGen/complex-cast.cpp
    M clang/test/CIR/CodeGen/complex-compound-assignment.cpp
    M clang/test/CIR/CodeGen/complex-mul-div.cpp
    M clang/test/CIR/CodeGen/complex-plus-minus.cpp
    M clang/test/CIR/CodeGen/complex-unary.cpp
    M clang/test/CIR/CodeGen/complex.cpp
    M clang/test/CIR/CodeGen/compound_literal.cpp
    M clang/test/CIR/CodeGen/concept-specialization.cpp
    M clang/test/CIR/CodeGen/constant-expr.cpp
    M clang/test/CIR/CodeGen/copy-constructor.cpp
    M clang/test/CIR/CodeGen/coro-exceptions.cpp
    M clang/test/CIR/CodeGen/coro-task.cpp
    M clang/test/CIR/CodeGen/count-of.c
    M clang/test/CIR/CodeGen/ctor-alias-prev-decl.cpp
    M clang/test/CIR/CodeGen/ctor-alias.cpp
    M clang/test/CIR/CodeGen/ctor-null-init.cpp
    M clang/test/CIR/CodeGen/ctor-try-body.cpp
    M clang/test/CIR/CodeGen/ctor.cpp
    M clang/test/CIR/CodeGen/cxx-conversion-operators.cpp
    M clang/test/CIR/CodeGen/cxx-default-init.cpp
    M clang/test/CIR/CodeGen/cxx-rewritten-binary-operator.cpp
    M clang/test/CIR/CodeGen/cxx-traits.cpp
    M clang/test/CIR/CodeGen/cxx23-explicit-object-member.cpp
    M clang/test/CIR/CodeGen/defaultarg.cpp
    M clang/test/CIR/CodeGen/deferred-fn-defs.cpp
    M clang/test/CIR/CodeGen/delegating-ctor-exceptions.cpp
    M clang/test/CIR/CodeGen/delegating-ctor.cpp
    M clang/test/CIR/CodeGen/delete-array-throwing-dtor.cpp
    M clang/test/CIR/CodeGen/delete-array-unsized-dtor.cpp
    M clang/test/CIR/CodeGen/delete-array.cpp
    M clang/test/CIR/CodeGen/delete-destroying.cpp
    M clang/test/CIR/CodeGen/delete.cpp
    M clang/test/CIR/CodeGen/derived-to-base.cpp
    M clang/test/CIR/CodeGen/destructors.cpp
    M clang/test/CIR/CodeGen/dtor-alias-prev-decl.cpp
    M clang/test/CIR/CodeGen/dtor-alias.cpp
    M clang/test/CIR/CodeGen/dtors.cpp
    M clang/test/CIR/CodeGen/embed-expr.c
    M clang/test/CIR/CodeGen/empty-union.c
    M clang/test/CIR/CodeGen/empty-union.cpp
    M clang/test/CIR/CodeGen/fixed-point-literal.c
    M clang/test/CIR/CodeGen/forrange.cpp
    M clang/test/CIR/CodeGen/generic-selection.c
    M clang/test/CIR/CodeGen/global-array-dtor.cpp
    M clang/test/CIR/CodeGen/global-init.cpp
    A clang/test/CIR/CodeGen/global-pointer-array-fast-lowering.cpp
    M clang/test/CIR/CodeGen/gnu-null.cpp
    M clang/test/CIR/CodeGen/gnu-ptr-math.c
    M clang/test/CIR/CodeGen/if.cpp
    M clang/test/CIR/CodeGen/implicit-return-zero.c
    M clang/test/CIR/CodeGen/implicit-value-init-expr.cpp
    M clang/test/CIR/CodeGen/inherited-ctors.cpp
    M clang/test/CIR/CodeGen/init-list-lvalue.cpp
    M clang/test/CIR/CodeGen/initializer-list-two-pointers.cpp
    M clang/test/CIR/CodeGen/inline-asm.c
    M clang/test/CIR/CodeGen/inline-cxx-func.cpp
    M clang/test/CIR/CodeGen/instantiate-init.cpp
    M clang/test/CIR/CodeGen/kr-func-promote.c
    M clang/test/CIR/CodeGen/label-values.c
    M clang/test/CIR/CodeGen/label.c
    M clang/test/CIR/CodeGen/lambda-decomp-decl-captures.cpp
    M clang/test/CIR/CodeGen/lambda-dtor-field.cpp
    M clang/test/CIR/CodeGen/lambda-static-invoker-agg-return.cpp
    M clang/test/CIR/CodeGen/lambda-static-invoker.cpp
    M clang/test/CIR/CodeGen/lambda.cpp
    M clang/test/CIR/CodeGen/launder.cpp
    M clang/test/CIR/CodeGen/local-vars.cpp
    M clang/test/CIR/CodeGen/long-double-inc-dec.cpp
    M clang/test/CIR/CodeGen/loop.cpp
    M clang/test/CIR/CodeGen/mem-expr-fn.cpp
    M clang/test/CIR/CodeGen/member-functions.cpp
    M clang/test/CIR/CodeGen/multi-vtable.cpp
    M clang/test/CIR/CodeGen/new-array-in-ternary.cpp
    M clang/test/CIR/CodeGen/new-delete-deactivation.cpp
    M clang/test/CIR/CodeGen/new-delete.cpp
    M clang/test/CIR/CodeGen/new.cpp
    M clang/test/CIR/CodeGen/no-odr-use.cpp
    M clang/test/CIR/CodeGen/noexcept.cpp
    M clang/test/CIR/CodeGen/non-scalar-lval-return.cpp
    M clang/test/CIR/CodeGen/non-type-template-param.cpp
    M clang/test/CIR/CodeGen/nonzeroinit-struct.cpp
    M clang/test/CIR/CodeGen/nrvo.cpp
    M clang/test/CIR/CodeGen/nullptr-init.cpp
    M clang/test/CIR/CodeGen/opaque.c
    M clang/test/CIR/CodeGen/opaque.cpp
    M clang/test/CIR/CodeGen/openmp_default_simd_align.c
    M clang/test/CIR/CodeGen/pack-indexing.cpp
    M clang/test/CIR/CodeGen/paren-init-list-eh.cpp
    M clang/test/CIR/CodeGen/paren-init-list.cpp
    M clang/test/CIR/CodeGen/paren-list-agg-init.cpp
    M clang/test/CIR/CodeGen/partial-array-cleanup.cpp
    M clang/test/CIR/CodeGen/pass-object-size.c
    M clang/test/CIR/CodeGen/placement-new.cpp
    M clang/test/CIR/CodeGen/pointer-to-data-member-cast.cpp
    M clang/test/CIR/CodeGen/pointer-to-data-member.cpp
    M clang/test/CIR/CodeGen/pointer-to-member-func-cast.cpp
    M clang/test/CIR/CodeGen/pointer-to-member-func.cpp
    M clang/test/CIR/CodeGen/replace-global.cpp
    M clang/test/CIR/CodeGen/requires-expr.cpp
    M clang/test/CIR/CodeGen/self-assign.c
    M clang/test/CIR/CodeGen/size-of-vla.cpp
    M clang/test/CIR/CodeGen/source-loc.cpp
    M clang/test/CIR/CodeGen/statement-exprs.c
    M clang/test/CIR/CodeGen/static-local-arm-guard.cpp
    M clang/test/CIR/CodeGen/static-local.cpp
    M clang/test/CIR/CodeGen/stmt-expr.cpp
    M clang/test/CIR/CodeGen/string-literals.cpp
    M clang/test/CIR/CodeGen/struct-init.cpp
    M clang/test/CIR/CodeGen/struct.c
    M clang/test/CIR/CodeGen/struct.cpp
    M clang/test/CIR/CodeGen/switch-cleanup.cpp
    M clang/test/CIR/CodeGen/switch.cpp
    M clang/test/CIR/CodeGen/switch_flat_op.cpp
    M clang/test/CIR/CodeGen/temp-param-obj-decl.cpp
    M clang/test/CIR/CodeGen/temporary-materialization-adjust.cpp
    M clang/test/CIR/CodeGen/temporary-materialization.cpp
    M clang/test/CIR/CodeGen/ternary-throw.cpp
    M clang/test/CIR/CodeGen/ternary.cpp
    M clang/test/CIR/CodeGen/thread-local-in-func.cpp
    M clang/test/CIR/CodeGen/three-way-cmp.cpp
    M clang/test/CIR/CodeGen/throws.cpp
    M clang/test/CIR/CodeGen/thunks.cpp
    M clang/test/CIR/CodeGen/trivial-ctor-const-init.cpp
    M clang/test/CIR/CodeGen/try-catch-all-with-cleanup.cpp
    M clang/test/CIR/CodeGen/try-catch-non-trivial-copy.cpp
    M clang/test/CIR/CodeGen/try-catch.cpp
    M clang/test/CIR/CodeGen/try-no-throwing-calls.cpp
    M clang/test/CIR/CodeGen/typedef.c
    M clang/test/CIR/CodeGen/unary.cpp
    M clang/test/CIR/CodeGen/union-agg-init.c
    M clang/test/CIR/CodeGen/union-agg-init.cpp
    M clang/test/CIR/CodeGen/union.c
    M clang/test/CIR/CodeGen/var-arg-aggregate.c
    M clang/test/CIR/CodeGen/var_arg.c
    M clang/test/CIR/CodeGen/variable-decomposition.cpp
    M clang/test/CIR/CodeGen/vbase.cpp
    M clang/test/CIR/CodeGen/vector-ext-element.cpp
    M clang/test/CIR/CodeGen/vector-ext.cpp
    M clang/test/CIR/CodeGen/vector.cpp
    M clang/test/CIR/CodeGen/virtual-destructor-calls.cpp
    M clang/test/CIR/CodeGen/virtual-fn-calls-eh.cpp
    M clang/test/CIR/CodeGen/virtual-function-calls.cpp
    M clang/test/CIR/CodeGen/vla-pointer-arith.c
    M clang/test/CIR/CodeGen/vla.c
    M clang/test/CIR/CodeGen/vtt.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-address-of.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-bcopy.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-bit-cast.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-call.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-constant-p.c
    M clang/test/CIR/CodeGenBuiltins/builtin-fcmp-sse.c
    M clang/test/CIR/CodeGenBuiltins/builtin-offset-of.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-prefetch.c
    M clang/test/CIR/CodeGenBuiltins/builtin-printf.cpp
    M clang/test/CIR/CodeGenBuiltins/builtin-setjmp-longjmp.c
    M clang/test/CIR/CodeGenBuiltins/builtin-signbit.c
    M clang/test/CIR/CodeGenCUDA/address-spaces.cu
    M clang/test/CIR/CodeGenCUDA/device-printf.cu
    M clang/test/CIR/CodeGenCUDA/kernel-call.cu
    M clang/test/CIR/CodeGenCXX/global-refs.cpp
    M clang/test/CIR/CodeGenCXX/lvalue-nttp.cpp
    M clang/test/CIR/CodeGenCXX/new-array-init-list-non-trivial-dtor.cpp
    M clang/test/CIR/CodeGenCXX/new-array-init.cpp
    M clang/test/CIR/CodeGenCXX/simple-reinterpret-const-cast.cpp
    M clang/test/CIR/CodeGenCXX/sizeof-pack.cpp
    M clang/test/CIR/CodeGenCXX/typeid.cpp
    M clang/test/CIR/CodeGenCXX/vtable-virt-thunk-adj.cpp
    M clang/test/CIR/CodeGenCXX/x86_64-arguments.cpp
    A clang/test/CIR/CodeGenHIP/builtins-amdgcn-vi-f16.hip
    M clang/test/CIR/CodeGenHIP/builtins-amdgcn.hip
    M clang/test/CIR/CodeGenOpenACC/atomic-capture.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-read.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-update.cpp
    M clang/test/CIR/CodeGenOpenACC/atomic-write.cpp
    M clang/test/CIR/CodeGenOpenACC/cache.c
    M clang/test/CIR/CodeGenOpenACC/combined-copy.c
    M clang/test/CIR/CodeGenOpenACC/combined-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/combined-firstprivate-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/combined-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/combined.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-copy.c
    M clang/test/CIR/CodeGenOpenACC/compute-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause-templates.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause.c
    M clang/test/CIR/CodeGenOpenACC/compute-firstprivate-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause-templates.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause.c
    M clang/test/CIR/CodeGenOpenACC/compute-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-default-ops.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-float.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-int.c
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/compute-reduction-clause-unsigned-int.c
    M clang/test/CIR/CodeGenOpenACC/data-copy-copyin-copyout-create.c
    M clang/test/CIR/CodeGenOpenACC/data.c
    M clang/test/CIR/CodeGenOpenACC/declare-copy.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-copyin.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-copyout.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-create.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-deviceptr.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-deviceresident.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-link.cpp
    M clang/test/CIR/CodeGenOpenACC/declare-present.cpp
    M clang/test/CIR/CodeGenOpenACC/enter-data.c
    M clang/test/CIR/CodeGenOpenACC/exit-data.c
    M clang/test/CIR/CodeGenOpenACC/firstprivate-clause-recipes.cpp
    M clang/test/CIR/CodeGenOpenACC/host_data.c
    M clang/test/CIR/CodeGenOpenACC/init.c
    M clang/test/CIR/CodeGenOpenACC/kernels.c
    M clang/test/CIR/CodeGenOpenACC/loop-private-clause.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-default-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-float.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-inline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-int.cpp
    M clang/test/CIR/CodeGenOpenACC/loop-reduction-clause-outline-ops.cpp
    M clang/test/CIR/CodeGenOpenACC/loop.cpp
    M clang/test/CIR/CodeGenOpenACC/parallel.c
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-array-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-array-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-CtorDtor.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-NoOps.cpp
    M clang/test/CIR/CodeGenOpenACC/private-clause-pointer-recipes-int.cpp
    M clang/test/CIR/CodeGenOpenACC/reduction-clause-recipes.cpp
    M clang/test/CIR/CodeGenOpenACC/serial.c
    M clang/test/CIR/CodeGenOpenACC/set.c
    M clang/test/CIR/CodeGenOpenACC/shutdown.c
    M clang/test/CIR/CodeGenOpenACC/update.c
    M clang/test/CIR/CodeGenOpenACC/wait.c
    M clang/test/CIR/CodeGenOpenCL/address-space-local-var.clcpp
    M clang/test/CIR/CodeGenOpenCL/as_type.cl
    M clang/test/CIR/CodeGenOpenCL/vector.cl
    M clang/test/CIR/CodeGenOpenMP/omp-llvmir.c
    M clang/test/CIR/CodeGenOpenMP/parallel.c
    M clang/test/CIR/IR/alloca.cir
    M clang/test/CIR/IR/array-ctor.cir
    M clang/test/CIR/IR/array-dtor.cir
    M clang/test/CIR/IR/array.cir
    M clang/test/CIR/IR/binassign.cir
    M clang/test/CIR/IR/bitfield_info.cir
    M clang/test/CIR/IR/cmp.cir
    M clang/test/CIR/IR/construct-catch-param.cir
    M clang/test/CIR/IR/func-attrs.cir
    M clang/test/CIR/IR/func.cir
    M clang/test/CIR/IR/indirect-br.cir
    M clang/test/CIR/IR/inline-asm.cir
    M clang/test/CIR/IR/invalid-complex.cir
    M clang/test/CIR/IR/invalid-construct-catch-param.cir
    M clang/test/CIR/IR/invalid-data-member.cir
    M clang/test/CIR/IR/invalid-throw.cir
    M clang/test/CIR/IR/invalid-try-catch.cir
    M clang/test/CIR/IR/lifetime.cir
    M clang/test/CIR/IR/method-attr.cir
    M clang/test/CIR/IR/resume-flat.cir
    M clang/test/CIR/IR/struct.cir
    M clang/test/CIR/IR/throw.cir
    M clang/test/CIR/IR/unary.cir
    M clang/test/CIR/IR/vector.cir
    M clang/test/CIR/IR/vtable-addrpt.cir
    M clang/test/CIR/IR/vtt-addrpoint.cir
    M clang/test/CIR/Lowering/address-space.cir
    M clang/test/CIR/Lowering/alloca.cir
    M clang/test/CIR/Lowering/binop-bool.cir
    M clang/test/CIR/Lowering/binop-fp.cir
    M clang/test/CIR/Lowering/binop-signed-int.cir
    M clang/test/CIR/Lowering/binop-unsigned-int.cir
    M clang/test/CIR/Lowering/cast.cir
    A clang/test/CIR/Lowering/const-array-bulk-lowering-fallbacks.cir
    A clang/test/CIR/Lowering/const-array-of-pointers.cir
    M clang/test/CIR/Lowering/goto.cir
    M clang/test/CIR/Lowering/inline-asm.cir
    M clang/test/CIR/Lowering/lifetime.cir
    M clang/test/CIR/Lowering/omp-target-map.cir
    M clang/test/CIR/Lowering/resume-flat.cir
    M clang/test/CIR/Lowering/switch.cir
    M clang/test/CIR/Lowering/vtt-addrpoint.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-int-to-record.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-return-larger.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-to-int.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-record-to-record-via-memory.cir
    M clang/test/CIR/Transforms/abi-lowering/coerce-vector-to-complex.cir
    M clang/test/CIR/Transforms/canonicalize.cir
    M clang/test/CIR/Transforms/complex-create-fold.cir
    M clang/test/CIR/Transforms/complex-imag-fold.cir
    M clang/test/CIR/Transforms/complex-real-fold.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-construct-catch-invalid.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-construct-catch.cir
    M clang/test/CIR/Transforms/eh-abi-lowering-itanium.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-eh.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-multi-exit.cir
    M clang/test/CIR/Transforms/flatten-cleanup-scope-simple.cir
    M clang/test/CIR/Transforms/flatten-throwing-in-cleanup.cir
    M clang/test/CIR/Transforms/flatten-try-op.cir
    M clang/test/CIR/Transforms/goto_solver.cir
    M clang/test/CIR/Transforms/hoist-allocas.cir
    M clang/test/CIR/Transforms/mem2reg.cir
    M clang/test/CIR/Transforms/scope.cir
    M clang/test/CIR/Transforms/switch-fold.cir
    M clang/test/CIR/Transforms/switch.cir
    M clang/test/CIR/Transforms/ternary-fold.cir
    M clang/test/CIR/Transforms/ternary.cir
    M clang/test/CIR/Transforms/vector-extract-fold.cir
    M clang/test/CIR/func-simple.cpp
    M clang/test/CXX/basic/basic.link/p11.cpp
    M clang/test/CXX/dcl.dcl/dcl.spec/dcl.type/dcl.spec.auto/p3-generic-lambda-1y.cpp
    M clang/test/CXX/dcl.dcl/dcl.spec/dcl.type/dcl.spec.auto/p5.cpp
    M clang/test/CXX/dcl/dcl.fct/p17.cpp
    M clang/test/CXX/drs/cwg6xx.cpp
    M clang/test/CXX/temp/temp.arg/temp.arg.template/p3-2a.cpp
    M clang/test/CXX/temp/temp.constr/temp.constr.decl/p4.cpp
    M clang/test/CXX/temp/temp.decls/temp.spec.partial/temp.spec.partial.member/p2.cpp
    M clang/test/CXX/temp/temp.spec/temp.expl.spec/p7.cpp
    M clang/test/CodeGen/AArch64/neon-intrinsics.c
    M clang/test/CodeGen/AArch64/neon-misc.c
    A clang/test/CodeGen/AArch64/neon/conversion-fullfp16.c
    M clang/test/CodeGen/AArch64/neon/intrinsics.c
    M clang/test/CodeGen/AArch64/v8.2a-neon-intrinsics.c
    M clang/test/CodeGen/RISCV/riscv-vector-callingconv-llvm-ir.c
    M clang/test/CodeGen/RISCV/riscv-vector-callingconv-llvm-ir.cpp
    A clang/test/CodeGen/RISCV/rvp-intrinsics.c
    M clang/test/CodeGen/SystemZ/zos-abi.c
    A clang/test/CodeGenCXX/cl-pathmap.cpp
    M clang/test/CodeGenCXX/default-arguments.cpp
    M clang/test/CodeGenCXX/explicit-instantiation.cpp
    A clang/test/CodeGenHLSL/builtins/InterlockedAdd.hlsl
    M clang/test/Driver/aarch64-cortex-a35.c
    M clang/test/Driver/aarch64-cortex-a53.c
    M clang/test/Driver/aarch64-cortex-a55.c
    M clang/test/Driver/aarch64-cortex-a57.c
    M clang/test/Driver/aarch64-cortex-a72.c
    M clang/test/Driver/aarch64-cortex-a73.c
    M clang/test/Driver/aarch64-cortex-a75.c
    M clang/test/Driver/aarch64-cortex-a76.c
    M clang/test/Driver/aarch64-fp16.c
    M clang/test/Driver/aarch64-march.c
    M clang/test/Driver/aarch64-mcpu.c
    M clang/test/Driver/aarch64-oryon-1.c
    M clang/test/Driver/aarch64-thunderx2t99.c
    M clang/test/Driver/aarch64-thunderx3t110.c
    M clang/test/Driver/aarch64-v81a.c
    M clang/test/Driver/aarch64-v83a.c
    M clang/test/Driver/aarch64-v84a.c
    M clang/test/Driver/aarch64-v8a.c
    A clang/test/Driver/cl-pathmap.c
    M clang/test/Driver/cl-x86-flags.c
    M clang/test/Driver/ps5-linker.c
    A clang/test/Driver/riscv-mtune-tune-features.c
    M clang/test/Driver/x86-target-features.c
    M clang/test/OffloadTools/clang-sycl-linker/basic.ll
    M clang/test/OffloadTools/clang-sycl-linker/triple.ll
    M clang/test/OpenMP/amdgcn_weak_alias.c
    M clang/test/OpenMP/declare_target_codegen.cpp
    A clang/test/OpenMP/interop_prefer_type_brace_ast_print.cpp
    A clang/test/OpenMP/interop_prefer_type_brace_messages.cpp
    M clang/test/OpenMP/target_codegen.cpp
    M clang/test/OpenMP/target_depend_codegen.cpp
    M clang/test/OpenMP/target_indirect_codegen.cpp
    M clang/test/OpenMP/target_parallel_depend_codegen.cpp
    M clang/test/OpenMP/target_parallel_for_depend_codegen.cpp
    M clang/test/OpenMP/target_parallel_for_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_simd_codegen.cpp
    M clang/test/OpenMP/target_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_parallel_for_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_parallel_for_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_distribute_simd_depend_codegen.cpp
    M clang/test/OpenMP/target_teams_generic_loop_codegen.cpp
    M clang/test/Parser/cxx1z-decomposition.cpp
    A clang/test/Preprocessor/cl-pathmap.c
    M clang/test/SemaCXX/constant-expression-p2280r4.cpp
    M clang/test/SemaCXX/crash-GH173943.cpp
    M clang/test/SemaCXX/deduced-return-type-cxx14.cpp
    A clang/test/SemaHLSL/BuiltIns/InterlockedAdd-errors.hlsl
    M clang/test/SemaHLSL/BuiltIns/asuint-errors.hlsl
    M clang/test/SemaHLSL/BuiltIns/splitdouble-errors.hlsl
    M clang/test/SemaHLSL/parameter_modifiers.hlsl
    M clang/test/SemaTemplate/concepts-out-of-line-def.cpp
    M clang/test/SemaTemplate/friend-template.cpp
    M clang/test/SemaTemplate/instantiate-scope.cpp
    M clang/test/Templight/templight-default-func-arg.cpp
    M clang/test/Templight/templight-empty-entries-fix.cpp
    M clang/test/lit.cfg.py
    M clang/tools/clang-offload-bundler/ClangOffloadBundler.cpp
    M clang/tools/clang-sycl-linker/ClangSYCLLinker.cpp
    M clang/tools/libclang/CIndex.cpp
    M clang/unittests/AST/ASTImporterTest.cpp
    M clang/unittests/ASTMatchers/ASTMatchersTraversalTest.cpp
    M clang/unittests/CIR/PointerLikeTest.cpp
    M clang/unittests/DependencyScanning/DependencyScanningFilesystemTest.cpp
    M clang/unittests/Format/FormatTest.cpp
    M clang/unittests/ScalableStaticAnalysisFramework/Analyses/CallGraph/CallGraphExtractorTest.cpp
    M clang/unittests/ScalableStaticAnalysisFramework/Serialization/JSONFormatTest/LUSummaryTest.cpp
    M clang/unittests/ScalableStaticAnalysisFramework/TUSummaryBuilderTest.cpp
    M clang/utils/TableGen/CIRLoweringEmitter.cpp
    M cmake/Modules/HandleDoxygen.cmake
    M compiler-rt/CMakeLists.txt
    M compiler-rt/lib/asan/CMakeLists.txt
    M compiler-rt/lib/builtins/CMakeLists.txt
    A compiler-rt/lib/builtins/arm/floatdidf.S
    A compiler-rt/lib/builtins/arm/floatdisf.S
    A compiler-rt/lib/builtins/arm/floatsidf.S
    A compiler-rt/lib/builtins/arm/floatsisf.S
    A compiler-rt/lib/builtins/arm/floatundidf.S
    A compiler-rt/lib/builtins/arm/floatunsidf.S
    A compiler-rt/lib/builtins/arm/floatunsisf.S
    M compiler-rt/lib/lsan/lsan_common.cpp
    M compiler-rt/lib/profile/CMakeLists.txt
    A compiler-rt/test/builtins/Unit/floatdidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatdisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatsidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatsisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatundidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatundisfnew_test.c
    A compiler-rt/test/builtins/Unit/floatunsidfnew_test.c
    A compiler-rt/test/builtins/Unit/floatunsisfnew_test.c
    M compiler-rt/test/builtins/Unit/lit.cfg.py
    A cross-project-tests/intrinsic-header-tests/riscv_packed_simd.c
    M cross-project-tests/lit.cfg.py
    M flang/CMakeLists.txt
    M flang/docs/CMakeLists.txt
    M flang/docs/Extensions.md
    M flang/docs/doxygen.cfg.in
    M flang/include/flang/Optimizer/Analysis/AliasAnalysis.h
    M flang/include/flang/Optimizer/Dialect/FIROps.td
    M flang/include/flang/Parser/dump-parse-tree.h
    M flang/include/flang/Parser/parse-tree.h
    M flang/include/flang/Semantics/openmp-utils.h
    M flang/include/flang/Support/Fortran-features.h
    M flang/lib/Evaluate/intrinsics.cpp
    M flang/lib/Frontend/CompilerInvocation.cpp
    M flang/lib/Lower/OpenMP/DataSharingProcessor.cpp
    M flang/lib/Lower/OpenMP/OpenMP.cpp
    M flang/lib/Lower/OpenMP/Utils.cpp
    M flang/lib/Lower/OpenMP/Utils.h
    M flang/lib/Lower/PFTBuilder.cpp
    M flang/lib/Optimizer/Analysis/AliasAnalysis.cpp
    M flang/lib/Optimizer/Dialect/FIROps.cpp
    M flang/lib/Parser/unparse.cpp
    M flang/lib/Semantics/check-call.cpp
    M flang/lib/Semantics/check-call.h
    M flang/lib/Semantics/check-omp-structure.cpp
    M flang/lib/Semantics/check-omp-structure.h
    M flang/lib/Semantics/expression.cpp
    M flang/lib/Semantics/openmp-utils.cpp
    M flang/lib/Semantics/resolve-directives.cpp
    M flang/lib/Semantics/resolve-names-utils.cpp
    M flang/lib/Semantics/resolve-names.cpp
    M flang/lib/Support/Fortran-features.cpp
    M flang/test/Analysis/AliasAnalysis/alias-analysis-regionbranch.mlir
    A flang/test/Analysis/AliasAnalysis/alias-analysis-scoped-origins.fir
    M flang/test/Analysis/AliasAnalysis/ptr-component.fir
    A flang/test/Lower/OpenACC/acc-declare-interface-body.f90
    M flang/test/Lower/OpenMP/distribute-parallel-do-simd.f90
    A flang/test/Semantics/OpenMP/declare-target-resolve.f90
    A flang/test/Semantics/OpenMP/declare-target-symbols.f90
    M flang/test/Semantics/OpenMP/declare-target08.f90
    A flang/test/Semantics/OpenMP/target-enter-data-temp-descriptor-omp61.f90
    A flang/test/Semantics/OpenMP/target-enter-data-temp-descriptor.f90
    A flang/test/Semantics/OpenMP/use-rename-array-dsa.f90
    M flang/test/Semantics/c_loc01-relaxed.f90
    A flang/test/Semantics/call47.f90
    A flang/test/Semantics/declaration-explicit-array-bounds.f90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-alloca.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-embox.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-rebox.F90
    A flang/test/Transforms/OpenACC/acc-implicit-declare-type-descriptor-type_desc.F90
    M libc/config/baremetal/aarch64/entrypoints.txt
    M libc/config/baremetal/arm/entrypoints.txt
    M libc/config/baremetal/riscv/entrypoints.txt
    M libc/config/darwin/aarch64/entrypoints.txt
    M libc/config/linux/aarch64/entrypoints.txt
    M libc/config/linux/riscv/entrypoints.txt
    M libc/config/linux/x86_64/entrypoints.txt
    M libc/fuzzing/CMakeLists.txt
    M libc/fuzzing/__support/freelist_heap_fuzz.cpp
    A libc/fuzzing/arpa/CMakeLists.txt
    A libc/fuzzing/arpa/inet/CMakeLists.txt
    A libc/fuzzing/arpa/inet/inet_aton_differential_fuzz.cpp
    M libc/hdr/types/CMakeLists.txt
    A libc/hdr/types/struct_sockaddr_in6.h
    M libc/include/CMakeLists.txt
    M libc/include/arpa/inet.yaml
    A libc/include/htons-family.yaml
    M libc/include/llvm-libc-macros/netinet-in-macros.h
    M libc/include/llvm-libc-types/CMakeLists.txt
    A libc/include/llvm-libc-types/struct_sockaddr_in6.h
    M libc/include/math.yaml
    M libc/include/netinet/in.yaml
    M libc/include/sys/socket.yaml
    M libc/include/sys/syscall.h.def
    M libc/shared/math.h
    A libc/shared/math/check/exp.h
    A libc/shared/math/isnanf128.h
    A libc/shared/math_check_exceptions.h
    M libc/src/__support/OSUtil/linux/syscall_wrappers/CMakeLists.txt
    A libc/src/__support/OSUtil/linux/syscall_wrappers/recvmmsg.h
    M libc/src/__support/block.h
    M libc/src/__support/freelist.cpp
    M libc/src/__support/freelist.h
    M libc/src/__support/freelist_heap.h
    M libc/src/__support/freestore.h
    M libc/src/__support/freetrie.h
    M libc/src/__support/math/CMakeLists.txt
    A libc/src/__support/math/check/exp_exceptions.h
    A libc/src/__support/math/isnanf128.h
    M libc/src/__support/threads/raw_rwlock.h
    M libc/src/math/CMakeLists.txt
    M libc/src/math/generic/CMakeLists.txt
    A libc/src/math/generic/isnanf128.cpp
    A libc/src/math/isnanf128.h
    M libc/src/sys/socket/CMakeLists.txt
    M libc/src/sys/socket/linux/CMakeLists.txt
    A libc/src/sys/socket/linux/recvmmsg.cpp
    A libc/src/sys/socket/recvmmsg.h
    M libc/test/shared/CMakeLists.txt
    A libc/test/shared/shared_math_check_exp_test.cpp
    M libc/test/shared/shared_math_constexpr_test.cpp
    M libc/test/shared/shared_math_test.cpp
    M libc/test/src/__support/block_test.cpp
    M libc/test/src/__support/freelist_heap_test.cpp
    M libc/test/src/__support/freelist_test.cpp
    M libc/test/src/__support/freestore_test.cpp
    M libc/test/src/__support/freetrie_test.cpp
    M libc/test/src/math/smoke/CMakeLists.txt
    A libc/test/src/math/smoke/isnanf128_test.cpp
    M libc/test/src/netinet/CMakeLists.txt
    M libc/test/src/netinet/in_test.cpp
    M libc/test/src/sys/socket/linux/CMakeLists.txt
    M libc/test/src/sys/socket/linux/bind_test.cpp
    R libc/test/src/sys/socket/linux/sendmmsg_test.cpp
    A libc/test/src/sys/socket/linux/sendrecvmmsg_test.cpp
    M libc/utils/docgen/netinet/in.yaml
    M libc/utils/docgen/sys/socket.yaml
    M libcxx/docs/ReleaseNotes/23.rst
    M libcxx/include/CMakeLists.txt
    M libcxx/include/__configuration/availability.h
    M libcxx/include/__expected/expected.h
    M libcxx/include/__hash_table
    M libcxx/include/__type_traits/conjunction.h
    M libcxx/include/__type_traits/disjunction.h
    R libcxx/include/__type_traits/lazy.h
    M libcxx/include/__type_traits/rank.h
    M libcxx/include/__utility/is_pointer_in_range.h
    M libcxx/include/module.modulemap.in
    M libcxx/include/thread
    M libcxx/include/tuple
    M libcxx/include/variant
    M libcxx/lib/abi/arm64-apple-darwin.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/i686-linux-android23.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/powerpc-ibm-aix.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/powerpc64-ibm-aix.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-apple-darwin.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-linux-android23.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-freebsd.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-linux-gnu.libcxxabi.v1.stable.exceptions.nonew.abilist
    M libcxx/lib/abi/x86_64-unknown-linux-gnu.libcxxabi.v1.stable.noexceptions.nonew.abilist
    M libcxx/src/variant.cpp
    A libcxx/test/libcxx/utilities/variant/variant.bad_variant_access/good_what_message.pass.cpp
    A libcxx/test/std/containers/unord/unord.map/unord.map.cnstr/exceptions.pass.cpp
    M libcxx/test/std/strings/basic.string/string.capacity/over_max_size.pass.cpp
    M libcxx/utils/libcxx/test/features/availability.py
    M libcxxabi/src/demangle/Utility.h
    M libcxxabi/test/test_demangle.pass.cpp
    M lld/ELF/Relocations.cpp
    M lld/MachO/InputFiles.cpp
    A lld/test/ELF/aarch64-thunk-bti-overlay-reuse.s
    A lld/test/ELF/arm-thunk-overlay-reuse.s
    A lld/test/MachO/compact-unwind-local-label.s
    M lldb/CMakeLists.txt
    M lldb/docs/CMakeLists.txt
    M lldb/docs/doxygen.cfg.in
    M lldb/docs/python_api_enums.md
    M lldb/docs/resources/caveats.md
    M lldb/docs/resources/lldbplatformpackets.md
    M lldb/docs/resources/overview.md
    M lldb/include/lldb/API/SBProcess.h
    M lldb/include/lldb/Target/StackFrameRecognizer.h
    M lldb/packages/Python/lldbsuite/test/lldbtest.py
    M lldb/packages/Python/lldbsuite/test/make/Makefile.rules
    A lldb/scripts/gen-python-api-enums.py
    M lldb/source/API/SBProcess.cpp
    M lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.cpp
    M lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.h
    M lldb/source/Plugins/ExpressionParser/Clang/IRForTarget.cpp
    M lldb/source/Plugins/Language/CPlusPlus/CPlusPlusLanguage.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCClassDescriptorV2.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCTrampolineHandler.cpp
    M lldb/source/Plugins/LanguageRuntime/ObjC/AppleObjCRuntime/AppleObjCTrampolineHandler.h
    M lldb/source/Plugins/LanguageRuntime/ObjC/ObjCLanguageRuntime.h
    M lldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.cpp
    M lldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.h
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.cpp
    M lldb/source/Plugins/ObjectFile/Mach-O/MachOTrie.h
    M lldb/source/Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp
    M lldb/source/Plugins/Process/Windows/Common/DebuggerThread.cpp
    M lldb/source/Plugins/Process/Windows/Common/DebuggerThread.h
    M lldb/source/Plugins/Process/Windows/Common/NativeProcessWindows.cpp
    M lldb/source/Plugins/Process/Windows/Common/NativeProcessWindows.h
    M lldb/source/Plugins/Process/Windows/Common/NativeThreadWindows.cpp
    M lldb/source/Plugins/Process/Windows/Common/TargetThreadWindows.cpp
    M lldb/source/Plugins/Process/Windows/Common/TargetThreadWindows.h
    M lldb/source/Plugins/TypeSystem/Clang/TypeSystemClang.cpp
    M lldb/test/API/commands/frame/var-dil/expr/Assignment/TestFrameVarDILAssign.py
    M lldb/test/API/functionalities/postmortem/elf-core/TestLinuxCore.py
    M lldb/test/API/macosx/branch-islands/TestBranchIslands.py
    M lldb/test/API/macosx/thread-names/TestInterruptThreadNames.py
    M lldb/test/API/python_api/process/TestProcessAPI.py
    M lldb/test/API/python_api/process/cancel_attach/TestCancelAttach.py
    M lldb/test/API/tools/lldb-dap/coreFile/TestDAP_coreFile.py
    A lldb/test/Shell/Disassemble/TestDisassembleRISCVInstructions.test
    M lldb/test/Shell/lit.cfg.py
    M lldb/test/Shell/lit.site.cfg.py.in
    M lldb/tools/lldb-dap/Handler/AttachRequestHandler.cpp
    M lldb/unittests/Disassembler/RISCV/TestMCDisasmInstanceRISCV.cpp
    M lldb/unittests/ObjectFile/MachO/CMakeLists.txt
    A lldb/unittests/ObjectFile/MachO/MachOTrieTest.cpp
    M lldb/unittests/ObjectFile/MachO/TestObjectFileMachO.cpp
    M llvm/cmake/config-ix.cmake
    M llvm/docs/AMDGPUUsage.rst
    M llvm/docs/CMakeLists.txt
    M llvm/docs/LFI.rst
    M llvm/docs/ProgrammersManual.rst
    M llvm/docs/RISCVUsage.rst
    M llvm/docs/ReleaseNotes.md
    M llvm/docs/doxygen.cfg.in
    M llvm/include/llvm/ADT/APInt.h
    M llvm/include/llvm/ADT/Hashing.h
    M llvm/include/llvm/ADT/ImmutableList.h
    M llvm/include/llvm/ADT/StringMap.h
    M llvm/include/llvm/Analysis/InstructionSimplify.h
    M llvm/include/llvm/Analysis/Loads.h
    M llvm/include/llvm/CAS/ActionCache.h
    M llvm/include/llvm/CAS/BuiltinCASContext.h
    M llvm/include/llvm/CAS/CASID.h
    M llvm/include/llvm/CAS/ObjectStore.h
    M llvm/include/llvm/CAS/OnDiskDataAllocator.h
    M llvm/include/llvm/CAS/OnDiskGraphDB.h
    M llvm/include/llvm/CAS/OnDiskTrieRawHashMap.h
    M llvm/include/llvm/CAS/UnifiedOnDiskCache.h
    M llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h
    M llvm/include/llvm/CodeGen/GlobalISel/Utils.h
    M llvm/include/llvm/CodeGen/MachineFunctionPass.h
    M llvm/include/llvm/DebugInfo/CodeView/DebugSubsectionVisitor.h
    M llvm/include/llvm/DebugInfo/CodeView/DebugSymbolRVASubsection.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugAddr.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugAranges.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFDebugMacro.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFGdbIndex.h
    M llvm/include/llvm/DebugInfo/DWARF/DWARFTypeUnit.h
    M llvm/include/llvm/DebugInfo/DWARF/LowLevel/DWARFDataExtractorSimple.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymContext.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreator.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreatorV1.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymCreatorV2.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReader.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReaderV1.h
    M llvm/include/llvm/DebugInfo/GSYM/GsymReaderV2.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVBinaryReader.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVCodeViewReader.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVCodeViewVisitor.h
    M llvm/include/llvm/DebugInfo/LogicalView/Readers/LVDWARFReader.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBDataStream.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBSectionContrib.h
    M llvm/include/llvm/DebugInfo/PDB/IPDBTable.h
    M llvm/include/llvm/DebugInfo/PDB/Native/EnumTables.h
    M llvm/include/llvm/DebugInfo/PDB/Native/InjectedSourceStream.h
    M llvm/include/llvm/DebugInfo/PDB/Native/InputFile.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeCompilandSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumGlobals.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumInjectedSources.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumLineNumbers.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumModules.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumSymbols.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeEnumTypes.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeExeSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeFunctionSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeInlineSiteSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeLineNumber.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativePublicSymbol.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeSymbolEnumerator.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeArray.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeBuiltin.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeEnum.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeFunctionSig.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypePointer.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeTypedef.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeUDT.h
    M llvm/include/llvm/DebugInfo/PDB/Native/NativeTypeVTShape.h
    M llvm/include/llvm/DebugInfo/PDB/PDBContext.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolAnnotation.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolBlock.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCompilandDetails.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCompilandEnv.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolCustom.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeCustom.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeDimension.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeFriend.h
    M llvm/include/llvm/DebugInfo/PDB/PDBSymbolTypeManaged.h
    M llvm/include/llvm/DebugInfo/Symbolize/SymbolizableObjectFile.h
    M llvm/include/llvm/Demangle/DemangleConfig.h
    M llvm/include/llvm/Demangle/Utility.h
    M llvm/include/llvm/ExecutionEngine/JITLink/COFF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/COFF_x86_64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/DWARFRecordSectionSplitter.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_aarch32.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_aarch64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_hexagon.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_loongarch.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_ppc64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_riscv.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_systemz.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86.h
    M llvm/include/llvm/ExecutionEngine/JITLink/ELF_x86_64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/XCOFF.h
    M llvm/include/llvm/ExecutionEngine/JITLink/XCOFF_ppc64.h
    M llvm/include/llvm/ExecutionEngine/JITLink/systemz.h
    M llvm/include/llvm/ExecutionEngine/Orc/ExecutorResolutionGenerator.h
    M llvm/include/llvm/ExecutionEngine/Orc/Shared/OrcRTBridge.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/ExecutorResolver.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/LibraryResolver.h
    M llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/LibraryScanner.h
    M llvm/include/llvm/Frontend/HLSL/CBuffer.h
    M llvm/include/llvm/Frontend/HLSL/HLSLBinding.h
    M llvm/include/llvm/Frontend/HLSL/RootSignatureMetadata.h
    M llvm/include/llvm/Frontend/Offloading/Utility.h
    M llvm/include/llvm/Frontend/OpenMP/OMP.h
    M llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h
    M llvm/include/llvm/IR/Attributes.h
    M llvm/include/llvm/IR/AutoUpgrade.h
    M llvm/include/llvm/IR/DebugInfoMetadata.h
    M llvm/include/llvm/IR/GVMaterializer.h
    M llvm/include/llvm/IR/Instruction.h
    M llvm/include/llvm/IR/Instructions.h
    M llvm/include/llvm/IR/IntrinsicsDirectX.td
    M llvm/include/llvm/IR/IntrinsicsSPIRV.td
    M llvm/include/llvm/IR/NVVMIntrinsicUtils.h
    M llvm/include/llvm/IR/PatternMatch.h
    M llvm/include/llvm/IR/PrintPasses.h
    M llvm/include/llvm/IR/ProfDataUtils.h
    M llvm/include/llvm/IR/RuntimeLibcalls.h
    M llvm/include/llvm/IR/SafepointIRVerifier.h
    M llvm/include/llvm/IR/Statepoint.h
    M llvm/include/llvm/IR/TypeFinder.h
    M llvm/include/llvm/MC/ConstantPools.h
    M llvm/include/llvm/MC/DXContainerPSVInfo.h
    M llvm/include/llvm/MC/MCAsmInfoCOFF.h
    M llvm/include/llvm/MC/MCAsmInfoDarwin.h
    M llvm/include/llvm/MC/MCAsmInfoELF.h
    M llvm/include/llvm/MC/MCAsmInfoGOFF.h
    M llvm/include/llvm/MC/MCAsmInfoWasm.h
    M llvm/include/llvm/MC/MCAsmInfoXCOFF.h
    M llvm/include/llvm/MC/MCCodeView.h
    M llvm/include/llvm/MC/MCDXContainerWriter.h
    M llvm/include/llvm/MC/MCDisassembler/MCExternalSymbolizer.h
    M llvm/include/llvm/MC/MCELFObjectWriter.h
    M llvm/include/llvm/MC/MCELFStreamer.h
    M llvm/include/llvm/MC/MCGOFFObjectWriter.h
    M llvm/include/llvm/MC/MCLabel.h
    M llvm/include/llvm/MC/MCParser/MCAsmParserUtils.h
    M llvm/include/llvm/MC/MCSFrame.h
    M llvm/include/llvm/MC/MCSPIRVObjectWriter.h
    M llvm/include/llvm/MC/MCSectionCOFF.h
    M llvm/include/llvm/MC/MCSectionXCOFF.h
    M llvm/include/llvm/MC/MCSymbol.h
    M llvm/include/llvm/MC/MCSymbolELF.h
    M llvm/include/llvm/MC/MCSymbolGOFF.h
    M llvm/include/llvm/MC/MCSymbolXCOFF.h
    M llvm/include/llvm/MC/MCWasmObjectWriter.h
    M llvm/include/llvm/MC/MCWasmStreamer.h
    M llvm/include/llvm/MC/MCWin64EH.h
    M llvm/include/llvm/MC/MCWinCOFFObjectWriter.h
    M llvm/include/llvm/MC/MCWinCOFFStreamer.h
    M llvm/include/llvm/MC/MCXCOFFObjectWriter.h
    M llvm/include/llvm/MC/MCXCOFFStreamer.h
    M llvm/include/llvm/MC/TargetRegistry.h
    M llvm/include/llvm/MCA/CustomBehaviour.h
    M llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h
    M llvm/include/llvm/MCA/HardwareUnits/RetireControlUnit.h
    M llvm/include/llvm/MCA/Stages/DispatchStage.h
    M llvm/include/llvm/MCA/Stages/ExecuteStage.h
    M llvm/include/llvm/MCA/Stages/InOrderIssueStage.h
    M llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h
    M llvm/include/llvm/MCA/Stages/RetireStage.h
    M llvm/include/llvm/ObjCopy/DXContainer/DXContainerObjcopy.h
    M llvm/include/llvm/ObjCopy/XCOFF/XCOFFObjcopy.h
    M llvm/include/llvm/Object/BBAddrMap.h
    M llvm/include/llvm/Object/GOFF.h
    M llvm/include/llvm/Object/OffloadBundle.h
    M llvm/include/llvm/ObjectYAML/ArchiveYAML.h
    M llvm/include/llvm/ObjectYAML/COFFYAML.h
    M llvm/include/llvm/ObjectYAML/CodeViewYAMLTypeHashing.h
    M llvm/include/llvm/ObjectYAML/DXContainerYAML.h
    M llvm/include/llvm/ObjectYAML/ELFYAML.h
    M llvm/include/llvm/ObjectYAML/GOFFYAML.h
    M llvm/include/llvm/ObjectYAML/MachOYAML.h
    M llvm/include/llvm/ObjectYAML/MinidumpYAML.h
    M llvm/include/llvm/ObjectYAML/ObjectYAML.h
    M llvm/include/llvm/ObjectYAML/OffloadYAML.h
    M llvm/include/llvm/ObjectYAML/WasmYAML.h
    M llvm/include/llvm/ObjectYAML/XCOFFYAML.h
    M llvm/include/llvm/Pass.h
    M llvm/include/llvm/Passes/PassBuilder.h
    M llvm/include/llvm/Support/AArch64BuildAttributes.h
    M llvm/include/llvm/Support/CodeGenCoverage.h
    M llvm/include/llvm/Support/DebugCounter.h
    M llvm/include/llvm/Support/GlobPattern.h
    M llvm/include/llvm/Support/JSON.h
    M llvm/include/llvm/Support/Jobserver.h
    M llvm/include/llvm/Support/LSP/Protocol.h
    M llvm/include/llvm/Support/LSP/Transport.h
    M llvm/include/llvm/Support/MathExtras.h
    M llvm/include/llvm/Support/OptionStrCmp.h
    M llvm/include/llvm/Support/VirtualOutputBackend.h
    M llvm/include/llvm/Support/VirtualOutputBackends.h
    M llvm/include/llvm/Support/VirtualOutputConfig.h
    M llvm/include/llvm/Support/VirtualOutputError.h
    M llvm/include/llvm/Support/VirtualOutputFile.h
    M llvm/include/llvm/Support/Watchdog.h
    M llvm/include/llvm/Support/circular_raw_ostream.h
    M llvm/include/llvm/Support/raw_ostream_proxy.h
    M llvm/include/llvm/TableGen/Error.h
    M llvm/include/llvm/TableGen/Main.h
    M llvm/include/llvm/TableGen/Parser.h
    M llvm/include/llvm/TableGen/SetTheory.h
    M llvm/include/llvm/TableGen/StringMatcher.h
    M llvm/include/llvm/TableGen/StringToOffsetTable.h
    M llvm/include/llvm/TableGen/TGTimer.h
    M llvm/include/llvm/TableGen/TableGenBackend.h
    M llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
    M llvm/include/llvm/Target/TargetSelectionDAG.td
    M llvm/include/llvm/Transforms/IPO/Instrumentor.h
    M llvm/include/llvm/Transforms/Utils/AssumeBundleBuilder.h
    M llvm/include/module.modulemap
    M llvm/lib/Analysis/InstructionSimplify.cpp
    M llvm/lib/Analysis/Loads.cpp
    M llvm/lib/Analysis/ScalarEvolution.cpp
    M llvm/lib/Analysis/VectorUtils.cpp
    M llvm/lib/CAS/OnDiskGraphDB.cpp
    M llvm/lib/CodeGen/BreakFalseDeps.cpp
    M llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
    M llvm/lib/CodeGen/GlobalISel/Utils.cpp
    M llvm/lib/CodeGen/MachineFunctionPass.cpp
    M llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
    M llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
    M llvm/lib/Demangle/DLangDemangle.cpp
    M llvm/lib/ExecutionEngine/Orc/TargetProcess/JITLoaderGDB.cpp
    M llvm/lib/Frontend/Offloading/Utility.cpp
    M llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp
    M llvm/lib/IR/Function.cpp
    M llvm/lib/IR/LegacyPassManager.cpp
    M llvm/lib/IR/Pass.cpp
    M llvm/lib/IR/PrintPasses.cpp
    M llvm/lib/IR/SafepointIRVerifier.cpp
    M llvm/lib/IR/Value.cpp
    M llvm/lib/IR/Verifier.cpp
    M llvm/lib/MC/WinCOFFObjectWriter.cpp
    M llvm/lib/ObjectYAML/ELFEmitter.cpp
    M llvm/lib/Passes/PassBuilder.cpp
    M llvm/lib/Passes/StandardInstrumentations.cpp
    M llvm/lib/Support/APInt.cpp
    M llvm/lib/Support/GlobPattern.cpp
    M llvm/lib/Support/KnownBits.cpp
    M llvm/lib/Support/SpecialCaseList.cpp
    M llvm/lib/Support/StringMap.cpp
    M llvm/lib/Target/AArch64/AArch64.h
    M llvm/lib/Target/AArch64/AArch64.td
    M llvm/lib/Target/AArch64/AArch64Features.td
    M llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
    M llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
    M llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
    M llvm/lib/Target/AArch64/AArch64InstrInfo.td
    A llvm/lib/Target/AArch64/AArch64LFI.td
    M llvm/lib/Target/AArch64/AArch64PassRegistry.def
    M llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCLFIRewriter.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCLFIRewriter.h
    M llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
    M llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
    M llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp
    M llvm/lib/Target/AMDGPU/AMDGPULowerBufferFatPointers.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.h
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.h
    M llvm/lib/Target/AMDGPU/AMDGPURewriteOutArguments.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUSearchableTables.td
    M llvm/lib/Target/AMDGPU/AMDGPUSwLowerLDS.cpp
    M llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
    M llvm/lib/Target/AMDGPU/EvergreenInstructions.td
    M llvm/lib/Target/AMDGPU/SIISelLowering.cpp
    M llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
    M llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
    M llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
    M llvm/lib/Target/AMDGPU/SOPInstructions.td
    M llvm/lib/Target/AMDGPU/VOP1Instructions.td
    M llvm/lib/Target/AVR/Disassembler/AVRDisassembler.cpp
    M llvm/lib/Target/DirectX/DXContainerGlobals.cpp
    M llvm/lib/Target/DirectX/DXILIntrinsicExpansion.cpp
    M llvm/lib/Target/DirectX/DXILPrepare.cpp
    M llvm/lib/Target/DirectX/DirectX.h
    M llvm/lib/Target/DirectX/DirectXIRPasses/CMakeLists.txt
    A llvm/lib/Target/DirectX/DirectXIRPasses/DXILAttributes.cpp
    A llvm/lib/Target/DirectX/DirectXIRPasses/DXILAttributes.h
    M llvm/lib/Target/DirectX/DirectXIRPasses/DXILDebugInfo.cpp
    M llvm/lib/Target/Mips/MipsSEISelLowering.cpp
    M llvm/lib/Target/Mips/MipsSEISelLowering.h
    M llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp
    M llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
    M llvm/lib/Target/NVPTX/NVPTXSetByValParamAlign.cpp
    M llvm/lib/Target/NVPTX/NVPTXUtilities.cpp
    M llvm/lib/Target/NVPTX/NVPTXUtilities.h
    M llvm/lib/Target/NVPTX/NVVMProperties.cpp
    M llvm/lib/Target/NVPTX/NVVMProperties.h
    M llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
    M llvm/lib/Target/RISCV/RISCVFrameLowering.h
    M llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
    M llvm/lib/Target/RISCV/RISCVInstrInfo.h
    M llvm/lib/Target/RISCV/RISCVInstrInfo.td
    M llvm/lib/Target/RISCV/RISCVMoveMerger.cpp
    M llvm/lib/Target/RISCV/RISCVProcessors.td
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.h
    M llvm/lib/Target/RISCV/RISCVRegisterInfo.td
    M llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
    M llvm/lib/Target/SPIRV/SPIRVCommandLine.cpp
    M llvm/lib/Target/SPIRV/SPIRVEmitIntrinsics.cpp
    M llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
    M llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp
    M llvm/lib/Target/SPIRV/SPIRVPostLegalizer.cpp
    M llvm/lib/Target/WebAssembly/Utils/WebAssemblyTypeUtilities.cpp
    M llvm/lib/Target/WebAssembly/Utils/WebAssemblyTypeUtilities.h
    M llvm/lib/Target/WebAssembly/WebAssemblyAsmPrinter.cpp
    M llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp
    M llvm/lib/Target/X86/X86.td
    M llvm/lib/Target/X86/X86FixupSetCC.cpp
    M llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    M llvm/lib/Target/X86/X86ISelLoweringCall.cpp
    M llvm/lib/Target/X86/X86Subtarget.cpp
    M llvm/lib/Target/Xtensa/AsmParser/XtensaAsmParser.cpp
    M llvm/lib/Target/Xtensa/MCTargetDesc/XtensaMCAsmInfo.cpp
    M llvm/lib/Target/Xtensa/MCTargetDesc/XtensaTargetStreamer.cpp
    M llvm/lib/Target/Xtensa/XtensaAsmPrinter.cpp
    M llvm/lib/TargetParser/Host.cpp
    M llvm/lib/Transforms/IPO/FunctionAttrs.cpp
    M llvm/lib/Transforms/IPO/Instrumentor.cpp
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
    M llvm/lib/Transforms/InstCombine/InstCombineCasts.cpp
    M llvm/lib/Transforms/Scalar/LICM.cpp
    M llvm/lib/Transforms/Scalar/LoopFuse.cpp
    M llvm/lib/Transforms/Scalar/LoopInterchange.cpp
    M llvm/lib/Transforms/Utils/AssumeBundleBuilder.cpp
    M llvm/lib/Transforms/Utils/LoopUtils.cpp
    M llvm/lib/Transforms/Utils/SimplifyCFG.cpp
    M llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h
    M llvm/lib/Transforms/Vectorize/LoopVectorize.cpp
    M llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
    M llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h
    M llvm/lib/Transforms/Vectorize/VPlan.h
    M llvm/lib/Transforms/Vectorize/VPlanAnalysis.cpp
    M llvm/lib/Transforms/Vectorize/VPlanConstruction.cpp
    M llvm/lib/Transforms/Vectorize/VPlanDominatorTree.h
    M llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp
    M llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
    M llvm/lib/Transforms/Vectorize/VPlanTransforms.h
    M llvm/lib/Transforms/Vectorize/VPlanUnroll.cpp
    M llvm/lib/Transforms/Vectorize/VPlanUtils.cpp
    M llvm/lib/Transforms/Vectorize/VPlanUtils.h
    M llvm/test/Analysis/CostModel/AArch64/sve-arith-fp.ll
    M llvm/test/Analysis/CostModel/AArch64/sve-fixed-length.ll
    M llvm/test/Analysis/CostModel/AArch64/sve-intrinsics.ll
    A llvm/test/Analysis/CostModel/AArch64/sve-vector-reduce-fp.ll
    A llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/never-uniform-gmir.mir
    M llvm/test/Analysis/UniformityAnalysis/AMDGPU/always_uniform.ll
    M llvm/test/CodeGen/AArch64/clmul.ll
    M llvm/test/CodeGen/AArch64/fixed-vector-interleave.ll
    A llvm/test/CodeGen/AArch64/predicate-as-counter-phi.ll
    M llvm/test/CodeGen/AArch64/sve-fixed-vector-llrint.ll
    M llvm/test/CodeGen/AArch64/sve-fixed-vector-lrint.ll
    M llvm/test/CodeGen/AArch64/sve-load-store-legalisation.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/atomic_optimizations_mul_one.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/dynamic-alloca-uniform.ll
    A llvm/test/CodeGen/AMDGPU/GlobalISel/fceil.ll
    A llvm/test/CodeGen/AMDGPU/GlobalISel/ffloor.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fp64-atomics-gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-no-rtn.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-rtn.ll
    A llvm/test/CodeGen/AMDGPU/GlobalISel/intrinsic-trunc.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ballot.i32.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ballot.i64.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.mfma.gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.set.inactive.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/non-entry-alloca.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fcmp.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.icmp.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx90a.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx942.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-dyn-stackalloc.mir
    M llvm/test/CodeGen/AMDGPU/amdgcn-call-whole-wave.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-cc.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-cs-chain-preserve-cc.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-rootn-fast.ll
    M llvm/test/CodeGen/AMDGPU/amdgpu-simplify-libcall-rootn.ll
    A llvm/test/CodeGen/AMDGPU/amdgpu-sw-lower-lds-static-lds-test-memintrinsic-asan.ll
    M llvm/test/CodeGen/AMDGPU/amdpal-callable.ll
    M llvm/test/CodeGen/AMDGPU/bf16.ll
    A llvm/test/CodeGen/AMDGPU/bitop3-shared-operand.ll
    M llvm/test/CodeGen/AMDGPU/dynamic_stackalloc.ll
    A llvm/test/CodeGen/AMDGPU/expand-waitcnt-profiling-no-outstanding.ll
    M llvm/test/CodeGen/AMDGPU/fptosi-sat-scalar.ll
    M llvm/test/CodeGen/AMDGPU/fptoui-sat-scalar.ll
    M llvm/test/CodeGen/AMDGPU/isel-whole-wave-functions.ll
    M llvm/test/CodeGen/AMDGPU/llc-pipeline-npm.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i64.wave32.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w32.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.w64.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w32.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.icmp.w64.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx90a.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx942.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.i8.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.xf32.gfx942.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.add.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.and.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.max.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.min.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.or.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.sub.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umax.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.umin.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.xor.ll
    M llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.chain.arg.ll
    M llvm/test/CodeGen/AMDGPU/llvm.sponentry.ll
    M llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-memops.ll
    M llvm/test/CodeGen/AMDGPU/mfma-bf16-vgpr-cd-select.ll
    M llvm/test/CodeGen/AMDGPU/mfma-cd-select.ll
    M llvm/test/CodeGen/AMDGPU/mfma-no-register-aliasing.ll
    M llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select-gfx942.ll
    M llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select.ll
    M llvm/test/CodeGen/AMDGPU/rewrite-out-arguments.ll
    M llvm/test/CodeGen/AMDGPU/scalar-float-sop1.ll
    M llvm/test/CodeGen/AMDGPU/sdiv.ll
    M llvm/test/CodeGen/AMDGPU/sdiv64.ll
    M llvm/test/CodeGen/AMDGPU/sdivrem24.ll
    M llvm/test/CodeGen/AMDGPU/srem64.ll
    M llvm/test/CodeGen/AMDGPU/udiv.ll
    M llvm/test/CodeGen/AMDGPU/udiv64.ll
    M llvm/test/CodeGen/AMDGPU/udivrem24.ll
    M llvm/test/CodeGen/AMDGPU/urem64.ll
    M llvm/test/CodeGen/AMDGPU/whole-wave-functions.ll
    A llvm/test/CodeGen/DirectX/InterlockedAdd.ll
    M llvm/test/CodeGen/Mips/msa/f16-llvm-ir.ll
    M llvm/test/CodeGen/NVPTX/math-intrins.ll
    M llvm/test/CodeGen/NVPTX/nvvm-annotations-D120129.ll
    M llvm/test/CodeGen/NVPTX/param-overalign.ll
    A llvm/test/CodeGen/NVPTX/ret-align-mismatch.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/add-imm.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/alu-roundtrip.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomic-cmpxchg.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomic-load-store-fp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-add-sub.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/bitmanip.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/bitreverse-zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/calls.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/combine-neg-abs.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/constbarrier-rv32.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/div-by-constant.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-arith.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-convert.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/double-intrinsics.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/fastcc-float.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-arith.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-convert.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-intrinsics.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/iabs.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rotl-rotr.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv32zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64p.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zba.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zbb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/rv64zbkb.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/scmp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/shift.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/shifts.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/ucmp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/vararg.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll
    M llvm/test/CodeGen/RISCV/abds-neg.ll
    M llvm/test/CodeGen/RISCV/abds.ll
    M llvm/test/CodeGen/RISCV/abdu-neg.ll
    M llvm/test/CodeGen/RISCV/abdu.ll
    M llvm/test/CodeGen/RISCV/add-before-shl.ll
    M llvm/test/CodeGen/RISCV/add_sext_shl_constant.ll
    M llvm/test/CodeGen/RISCV/add_shl_constant.ll
    M llvm/test/CodeGen/RISCV/addc-adde-sube-subc.ll
    M llvm/test/CodeGen/RISCV/addcarry.ll
    M llvm/test/CodeGen/RISCV/addimm-mulimm.ll
    M llvm/test/CodeGen/RISCV/aext-to-sext.ll
    M llvm/test/CodeGen/RISCV/alloca.ll
    M llvm/test/CodeGen/RISCV/alu64.ll
    M llvm/test/CodeGen/RISCV/and-negpow2-cmp.ll
    M llvm/test/CodeGen/RISCV/and-shl.ll
    M llvm/test/CodeGen/RISCV/arith-with-overflow.ll
    M llvm/test/CodeGen/RISCV/atomic-cmpxchg-branch-on-result.ll
    M llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll
    M llvm/test/CodeGen/RISCV/atomic-rmw.ll
    M llvm/test/CodeGen/RISCV/atomic-signext.ll
    M llvm/test/CodeGen/RISCV/atomicrmw-cond-sub-clamp.ll
    M llvm/test/CodeGen/RISCV/atomicrmw-uinc-udec-wrap.ll
    M llvm/test/CodeGen/RISCV/avgceils.ll
    M llvm/test/CodeGen/RISCV/avgceilu.ll
    M llvm/test/CodeGen/RISCV/avgfloors.ll
    M llvm/test/CodeGen/RISCV/avgflooru.ll
    M llvm/test/CodeGen/RISCV/bf16-promote.ll
    M llvm/test/CodeGen/RISCV/bfloat-arith.ll
    M llvm/test/CodeGen/RISCV/bfloat-convert.ll
    M llvm/test/CodeGen/RISCV/bfloat-imm.ll
    M llvm/test/CodeGen/RISCV/bfloat-maximum-minimum.ll
    M llvm/test/CodeGen/RISCV/bfloat-mem.ll
    M llvm/test/CodeGen/RISCV/bfloat-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/bfloat.ll
    M llvm/test/CodeGen/RISCV/bitint-fp-conv-200.ll
    M llvm/test/CodeGen/RISCV/bitreverse-shift.ll
    M llvm/test/CodeGen/RISCV/bittest.ll
    M llvm/test/CodeGen/RISCV/branch-on-zero.ll
    M llvm/test/CodeGen/RISCV/bswap-bitreverse.ll
    M llvm/test/CodeGen/RISCV/bswap-known-bits.ll
    M llvm/test/CodeGen/RISCV/bswap-shift.ll
    M llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll
    M llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll
    M llvm/test/CodeGen/RISCV/callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/calling-conv-half.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64-lp64f-lp64d-common.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64.ll
    M llvm/test/CodeGen/RISCV/calling-conv-lp64e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-p-ext-vector.ll
    M llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll
    M llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32e.ll
    M llvm/test/CodeGen/RISCV/calling-conv-vector-float.ll
    M llvm/test/CodeGen/RISCV/calling-conv-vector-on-stack.ll
    M llvm/test/CodeGen/RISCV/calls-cf-branch.ll
    M llvm/test/CodeGen/RISCV/calls.ll
    M llvm/test/CodeGen/RISCV/clmul.ll
    M llvm/test/CodeGen/RISCV/clmulh.ll
    M llvm/test/CodeGen/RISCV/clmulr.ll
    M llvm/test/CodeGen/RISCV/cmov-branch-opt.ll
    M llvm/test/CodeGen/RISCV/combine-is_fpclass.ll
    M llvm/test/CodeGen/RISCV/combine-storetomstore.ll
    M llvm/test/CodeGen/RISCV/compress.ll
    M llvm/test/CodeGen/RISCV/condbinops.ll
    M llvm/test/CodeGen/RISCV/condops.ll
    M llvm/test/CodeGen/RISCV/constpool-known-bits.ll
    M llvm/test/CodeGen/RISCV/copyprop.ll
    M llvm/test/CodeGen/RISCV/copysign-casts.ll
    M llvm/test/CodeGen/RISCV/csr-first-use-cost.ll
    M llvm/test/CodeGen/RISCV/ctlz-cttz-ctpop.ll
    M llvm/test/CodeGen/RISCV/ctz_zero_return_test.ll
    M llvm/test/CodeGen/RISCV/di-assignment-tracking-vector.ll
    M llvm/test/CodeGen/RISCV/div-by-constant.ll
    M llvm/test/CodeGen/RISCV/div-pow2.ll
    M llvm/test/CodeGen/RISCV/div.ll
    M llvm/test/CodeGen/RISCV/div_minsize.ll
    M llvm/test/CodeGen/RISCV/double-arith.ll
    M llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
    M llvm/test/CodeGen/RISCV/double-calling-conv.ll
    M llvm/test/CodeGen/RISCV/double-convert-strict.ll
    M llvm/test/CodeGen/RISCV/double-convert.ll
    M llvm/test/CodeGen/RISCV/double-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/double-intrinsics.ll
    M llvm/test/CodeGen/RISCV/double-mem.ll
    M llvm/test/CodeGen/RISCV/double-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/double-round-conv.ll
    M llvm/test/CodeGen/RISCV/double-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/double-select-icmp.ll
    M llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll
    M llvm/test/CodeGen/RISCV/double_reduct.ll
    M llvm/test/CodeGen/RISCV/early-clobber-tied-def-subreg-liveness.ll
    M llvm/test/CodeGen/RISCV/fastcc-bf16.ll
    M llvm/test/CodeGen/RISCV/fastcc-float.ll
    M llvm/test/CodeGen/RISCV/fastcc-half.ll
    M llvm/test/CodeGen/RISCV/fastcc-int.ll
    M llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
    M llvm/test/CodeGen/RISCV/fixed-csr.ll
    M llvm/test/CodeGen/RISCV/float-arith.ll
    M llvm/test/CodeGen/RISCV/float-bit-preserving-dagcombines.ll
    M llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll
    M llvm/test/CodeGen/RISCV/float-convert-strict.ll
    M llvm/test/CodeGen/RISCV/float-convert.ll
    M llvm/test/CodeGen/RISCV/float-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/float-intrinsics.ll
    M llvm/test/CodeGen/RISCV/float-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/float-round-conv.ll
    M llvm/test/CodeGen/RISCV/float-select-icmp.ll
    M llvm/test/CodeGen/RISCV/fma-combine.ll
    M llvm/test/CodeGen/RISCV/fold-addi-loadstore-zilsd.ll
    M llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
    M llvm/test/CodeGen/RISCV/fold-binop-into-select.ll
    M llvm/test/CodeGen/RISCV/fold-masked-merge.ll
    M llvm/test/CodeGen/RISCV/fold-mem-offset-zilsd.ll
    M llvm/test/CodeGen/RISCV/fold-mem-offset.ll
    M llvm/test/CodeGen/RISCV/forced-atomics.ll
    M llvm/test/CodeGen/RISCV/fp-fcanonicalize.ll
    M llvm/test/CodeGen/RISCV/fp128.ll
    M llvm/test/CodeGen/RISCV/fpclamptosat.ll
    M llvm/test/CodeGen/RISCV/fpenv.ll
    M llvm/test/CodeGen/RISCV/frm-write-in-loop.ll
    M llvm/test/CodeGen/RISCV/get-setcc-result-type.ll
    M llvm/test/CodeGen/RISCV/ghccc-rv32.ll
    M llvm/test/CodeGen/RISCV/ghccc-rv64.ll
    M llvm/test/CodeGen/RISCV/ghccc-without-f-reg.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize-smalldata-nonzero.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize-smalldata-zero.ll
    M llvm/test/CodeGen/RISCV/global-merge-minsize.ll
    M llvm/test/CodeGen/RISCV/global-merge.ll
    M llvm/test/CodeGen/RISCV/half-arith-strict.ll
    M llvm/test/CodeGen/RISCV/half-arith.ll
    M llvm/test/CodeGen/RISCV/half-convert-strict.ll
    M llvm/test/CodeGen/RISCV/half-convert.ll
    M llvm/test/CodeGen/RISCV/half-fcmp-strict.ll
    M llvm/test/CodeGen/RISCV/half-fcmp.ll
    M llvm/test/CodeGen/RISCV/half-imm.ll
    M llvm/test/CodeGen/RISCV/half-intrinsics.ll
    M llvm/test/CodeGen/RISCV/half-maximum-minimum.ll
    M llvm/test/CodeGen/RISCV/half-mem.ll
    M llvm/test/CodeGen/RISCV/half-round-conv-sat.ll
    M llvm/test/CodeGen/RISCV/half-round-conv.ll
    M llvm/test/CodeGen/RISCV/half-select-fcmp.ll
    M llvm/test/CodeGen/RISCV/half-select-icmp.ll
    M llvm/test/CodeGen/RISCV/half-zfa.ll
    M llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll
    M llvm/test/CodeGen/RISCV/i64-icmp.ll
    M llvm/test/CodeGen/RISCV/iabs.ll
    M llvm/test/CodeGen/RISCV/icmp-non-byte-sized.ll
    M llvm/test/CodeGen/RISCV/idiv_large.ll
    M llvm/test/CodeGen/RISCV/imm.ll
    M llvm/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll
    M llvm/test/CodeGen/RISCV/inline-asm-d-modifier-N.ll
    M llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
    M llvm/test/CodeGen/RISCV/inline-asm-f-modifier-N.ll
    M llvm/test/CodeGen/RISCV/interrupt-attr-nocall.ll
    M llvm/test/CodeGen/RISCV/jump-is-expensive.ll
    M llvm/test/CodeGen/RISCV/jumptable-swguarded.ll
    M llvm/test/CodeGen/RISCV/jumptable.ll
    M llvm/test/CodeGen/RISCV/lack-of-signed-truncation-check.ll
    M llvm/test/CodeGen/RISCV/legalize-fneg.ll
    M llvm/test/CodeGen/RISCV/llvm.exp10.ll
    M llvm/test/CodeGen/RISCV/llvm.frexp.ll
    M llvm/test/CodeGen/RISCV/load-store-pair.ll
    M llvm/test/CodeGen/RISCV/loop-strength-reduce-add-cheaper-than-mul.ll
    M llvm/test/CodeGen/RISCV/loop-strength-reduce-loop-invar.ll
    M llvm/test/CodeGen/RISCV/lpad.ll
    M llvm/test/CodeGen/RISCV/lsr-legaladdimm.ll
    M llvm/test/CodeGen/RISCV/machine-cse.ll
    M llvm/test/CodeGen/RISCV/machine-pipeliner.ll
    M llvm/test/CodeGen/RISCV/machine-sink-load-immediate.ll
    M llvm/test/CodeGen/RISCV/machinelicm-constant-phys-reg.ll
    M llvm/test/CodeGen/RISCV/macro-fusion-lui-addi.ll
    M llvm/test/CodeGen/RISCV/mask-variable-shift.ll
    M llvm/test/CodeGen/RISCV/mem.ll
    M llvm/test/CodeGen/RISCV/mem64.ll
    M llvm/test/CodeGen/RISCV/memcmp-optsize.ll
    M llvm/test/CodeGen/RISCV/memcmp.ll
    M llvm/test/CodeGen/RISCV/memcpy-inline.ll
    M llvm/test/CodeGen/RISCV/memcpy.ll
    M llvm/test/CodeGen/RISCV/memmove.ll
    M llvm/test/CodeGen/RISCV/memset-inline.ll
    M llvm/test/CodeGen/RISCV/memset-pattern.ll
    M llvm/test/CodeGen/RISCV/min-max.ll
    M llvm/test/CodeGen/RISCV/miss-sp-restore-eh.ll
    M llvm/test/CodeGen/RISCV/mul-expand.ll
    M llvm/test/CodeGen/RISCV/mul.ll
    M llvm/test/CodeGen/RISCV/musttail-indirect-args.ll
    M llvm/test/CodeGen/RISCV/narrow-shl-cst.ll
    M llvm/test/CodeGen/RISCV/neg-abs.ll
    M llvm/test/CodeGen/RISCV/nomerge.ll
    M llvm/test/CodeGen/RISCV/nontemporal.ll
    M llvm/test/CodeGen/RISCV/or-is-add.ll
    M llvm/test/CodeGen/RISCV/orc-b-patterns.ll
    M llvm/test/CodeGen/RISCV/overflow-intrinsics.ll
    M llvm/test/CodeGen/RISCV/pr135206.ll
    M llvm/test/CodeGen/RISCV/pr142004.ll
    M llvm/test/CodeGen/RISCV/pr145360.ll
    M llvm/test/CodeGen/RISCV/pr148084.ll
    M llvm/test/CodeGen/RISCV/pr176001.ll
    M llvm/test/CodeGen/RISCV/pr186969.ll
    M llvm/test/CodeGen/RISCV/pr190868.ll
    M llvm/test/CodeGen/RISCV/pr51206.ll
    M llvm/test/CodeGen/RISCV/pr56457.ll
    M llvm/test/CodeGen/RISCV/pr58511.ll
    M llvm/test/CodeGen/RISCV/pr63816.ll
    M llvm/test/CodeGen/RISCV/pr64645.ll
    M llvm/test/CodeGen/RISCV/pr65025.ll
    M llvm/test/CodeGen/RISCV/pr69586.ll
    M llvm/test/CodeGen/RISCV/pr84653_pr85190.ll
    M llvm/test/CodeGen/RISCV/pr90652.ll
    M llvm/test/CodeGen/RISCV/pr94145.ll
    M llvm/test/CodeGen/RISCV/pr95271.ll
    M llvm/test/CodeGen/RISCV/pr95284.ll
    M llvm/test/CodeGen/RISCV/push-pop-popret.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr-fpr.ll
    M llvm/test/CodeGen/RISCV/qci-interrupt-attr.ll
    M llvm/test/CodeGen/RISCV/reassoc-shl-addi-add.ll
    M llvm/test/CodeGen/RISCV/redundant-copy-from-tail-duplicate.ll
    M llvm/test/CodeGen/RISCV/rem.ll
    M llvm/test/CodeGen/RISCV/remat.ll
    M llvm/test/CodeGen/RISCV/riscv-codegenprepare-asm.ll
    M llvm/test/CodeGen/RISCV/rotl-rotr.ll
    M llvm/test/CodeGen/RISCV/rv32-inline-asm-pairs.ll
    M llvm/test/CodeGen/RISCV/rv32-move-merge.ll
    M llvm/test/CodeGen/RISCV/rv32p.ll
    M llvm/test/CodeGen/RISCV/rv32xandesperf.ll
    M llvm/test/CodeGen/RISCV/rv32xtheadbb.ll
    M llvm/test/CodeGen/RISCV/rv32zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/rv32zbb.ll
    M llvm/test/CodeGen/RISCV/rv32zbkb.ll
    M llvm/test/CodeGen/RISCV/rv32zbs.ll
    M llvm/test/CodeGen/RISCV/rv64-double-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-float-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-half-convert.ll
    M llvm/test/CodeGen/RISCV/rv64-inline-asm-pairs.ll
    M llvm/test/CodeGen/RISCV/rv64i-complex-float.ll
    M llvm/test/CodeGen/RISCV/rv64i-demanded-bits.ll
    M llvm/test/CodeGen/RISCV/rv64i-shift-sext.ll
    M llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
    M llvm/test/CodeGen/RISCV/rv64p.ll
    M llvm/test/CodeGen/RISCV/rv64xtheadba.ll
    M llvm/test/CodeGen/RISCV/rv64xtheadbb.ll
    M llvm/test/CodeGen/RISCV/rv64zba.ll
    M llvm/test/CodeGen/RISCV/rv64zbb-zbkb.ll
    M llvm/test/CodeGen/RISCV/rv64zbb.ll
    M llvm/test/CodeGen/RISCV/rv64zbkb.ll
    M llvm/test/CodeGen/RISCV/rv64zbs.ll
    M llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert.ll
    M llvm/test/CodeGen/RISCV/rvp-narrowing-shift-trunc.ll
    M llvm/test/CodeGen/RISCV/rvp-simd-32.ll
    M llvm/test/CodeGen/RISCV/rvp-simd-64.ll
    M llvm/test/CodeGen/RISCV/rvp-unaligned-load-store.ll
    M llvm/test/CodeGen/RISCV/rvv/65704-illegal-instruction.ll
    M llvm/test/CodeGen/RISCV/rvv/abs-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/access-fixed-objects-by-rvv.ll
    M llvm/test/CodeGen/RISCV/rvv/active_lane_mask.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-array.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-struct.ll
    M llvm/test/CodeGen/RISCV/rvv/alloca-load-store-vector-tuple.ll
    M llvm/test/CodeGen/RISCV/rvv/allocate-lmul-2-4-8.ll
    M llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/bswap-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/buildvec-sext.ll
    M llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll
    M llvm/test/CodeGen/RISCV/rvv/calling-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/ceil-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/clmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/clmulh-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-ctpop-to-vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-reduce-add-to-vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-store-extract-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/combine-vl-vw-macc.ll
    M llvm/test/CodeGen/RISCV/rvv/compressstore.ll
    M llvm/test/CodeGen/RISCV/rvv/concat-vector-insert-elt.ll
    M llvm/test/CodeGen/RISCV/rvv/concat-vectors-constant-stride.ll
    M llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/ctpop-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ctpop-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/cttz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/dont-sink-splat-operands.ll
    M llvm/test/CodeGen/RISCV/rvv/double-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/expand-no-v.ll
    M llvm/test/CodeGen/RISCV/rvv/expandload.ll
    M llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll
    M llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll
    M llvm/test/CodeGen/RISCV/rvv/fcanonicalize-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fceil-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ffloor-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vector-i8-index-cornercase.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-binop-splats.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast-large-vector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-buildvec-of-binop.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-clmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-elen.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extload-truncstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fcanonicalize-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fceil-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ffloor-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fnearbyint-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpowi.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fshr-fshl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ftrunc-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-explodevector.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleave-store.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access-zve32x.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-load.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lrint.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lround.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-peephole-vmerge-vops.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-formation.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-mask-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sad.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-scalarized.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-addsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-changes-length.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-concat.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-exact-vlen.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-merge.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-rotate.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-vslide1down.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store-merge-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-asm.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmp-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmps-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmuladd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmacc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmaccbf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmaxu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vminu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-float.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-int.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vreductions-fp-vp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrol.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vror.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vscale-range.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmacc.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccsu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulsu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsll.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsubu.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zext-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zvdot4a8i.ll
    M llvm/test/CodeGen/RISCV/rvv/float-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/floor-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fmaximumnum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimum-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fminimumnum-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fnearbyint-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fnearbyint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fold-binary-reduce.ll
    M llvm/test/CodeGen/RISCV/rvv/fold-scalar-load-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/fp4-bitcast.ll
    M llvm/test/CodeGen/RISCV/rvv/fpclamptosat_vec.ll
    M llvm/test/CodeGen/RISCV/rvv/fptosi-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/fptoui-sat.ll
    M llvm/test/CodeGen/RISCV/rvv/frint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/frm-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/fround-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/froundeven-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/froundeven-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/fshr-fshl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/fshr-fshl.ll
    M llvm/test/CodeGen/RISCV/rvv/ftrunc-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/ftrunc-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/get_vector_length.ll
    M llvm/test/CodeGen/RISCV/rvv/half-round-conv.ll
    M llvm/test/CodeGen/RISCV/rvv/incorrect-extract-subvector-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-i1.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll
    M llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll
    M llvm/test/CodeGen/RISCV/rvv/interleave-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/intrinsic-vector-match.ll
    M llvm/test/CodeGen/RISCV/rvv/known-never-zero.ll
    M llvm/test/CodeGen/RISCV/rvv/llrint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/llround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/localvar.ll
    M llvm/test/CodeGen/RISCV/rvv/lrint-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/lround-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/mask-reg-alloc.mir
    M llvm/test/CodeGen/RISCV/rvv/masked-sdiv.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-srem.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-tama.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-udiv.ll
    M llvm/test/CodeGen/RISCV/rvv/masked-urem.ll
    M llvm/test/CodeGen/RISCV/rvv/memcpy-inline.ll
    M llvm/test/CodeGen/RISCV/rvv/memset-inline.ll
    M llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/mixed-float-bf16-arith.ll
    M llvm/test/CodeGen/RISCV/rvv/mscatter-combine.ll
    M llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/musttail-indirect-args.ll
    M llvm/test/CodeGen/RISCV/rvv/mutate-prior-vsetvli-avl.ll
    M llvm/test/CodeGen/RISCV/rvv/named-vector-shuffle-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/nearbyint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/no-reserved-frame.ll
    M llvm/test/CodeGen/RISCV/rvv/nontemporal-vp-scalable.ll
    M llvm/test/CodeGen/RISCV/rvv/partial-reduction-add.ll
    M llvm/test/CodeGen/RISCV/rvv/pr104480.ll
    M llvm/test/CodeGen/RISCV/rvv/pr125306.ll
    M llvm/test/CodeGen/RISCV/rvv/pr165232.ll
    M llvm/test/CodeGen/RISCV/rvv/pr52475.ll
    M llvm/test/CodeGen/RISCV/rvv/pr61561.ll
    M llvm/test/CodeGen/RISCV/rvv/pr83017.ll
    M llvm/test/CodeGen/RISCV/rvv/pr88576.ll
    M llvm/test/CodeGen/RISCV/rvv/pr88799.ll
    M llvm/test/CodeGen/RISCV/rvv/pr90559.ll
    M llvm/test/CodeGen/RISCV/rvv/pr95865.ll
    M llvm/test/CodeGen/RISCV/rvv/redundant-vfmvsf.ll
    M llvm/test/CodeGen/RISCV/rvv/regcoal-liveinterval-pruning-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/remat.ll
    M llvm/test/CodeGen/RISCV/rvv/reproducer-pr146855.ll
    M llvm/test/CodeGen/RISCV/rvv/rint-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/riscv-codegenprepare-asm.ll
    M llvm/test/CodeGen/RISCV/rvv/round-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/roundeven-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/roundtozero-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector-csr.ll
    M llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector-csr.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-args-by-mem.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-framelayout.ll
    M llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-vops.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll
    M llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_x_f_qf.ll
    M llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_xu_f_qf.ll
    M llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll
    M llvm/test/CodeGen/RISCV/rvv/smulo-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/splat-vector-split-i64-vl-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/splats-with-mixed-vl.ll
    M llvm/test/CodeGen/RISCV/rvv/sshl_sat_vec.ll
    M llvm/test/CodeGen/RISCV/rvv/stack-probing-dynamic.ll
    M llvm/test/CodeGen/RISCV/rvv/stepvector.ll
    M llvm/test/CodeGen/RISCV/rvv/stlf.ll
    M llvm/test/CodeGen/RISCV/rvv/stores-of-loads-merging.ll
    M llvm/test/CodeGen/RISCV/rvv/strided-vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/strided-vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/umulo-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/undef-earlyclobber-chain.ll
    M llvm/test/CodeGen/RISCV/rvv/undef-vp-ops.ll
    M llvm/test/CodeGen/RISCV/rvv/unmasked-ta.ll
    M llvm/test/CodeGen/RISCV/rvv/unmasked-tu.ll
    M llvm/test/CodeGen/RISCV/rvv/urem-seteq-vec.ll
    M llvm/test/CodeGen/RISCV/rvv/vaadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vaaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vadc.ll
    M llvm/test/CodeGen/RISCV/rvv/vadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vand-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vand.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vandn.ll
    M llvm/test/CodeGen/RISCV/rvv/vasub.ll
    M llvm/test/CodeGen/RISCV/rvv/vasubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vclmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vclmulh.ll
    M llvm/test/CodeGen/RISCV/rvv/vcopysign-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vcpop-shl-zext-opt.ll
    M llvm/test/CodeGen/RISCV/rvv/vcpop.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vdivu.ll
    M llvm/test/CodeGen/RISCV/rvv/vec3-setcc-crash.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-compress.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-fixed.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-extract-last-active.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-reassociations.ll
    M llvm/test/CodeGen/RISCV/rvv/vector-splice.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcmp-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcmps-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfcopysign-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfdiv-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfirst-byte-compare-index.ll
    M llvm/test/CodeGen/RISCV/rvv/vfirst.ll
    M llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmax-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmin-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmul-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfmuladd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-x-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmadd-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-constrained-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfsub-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-w-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwadd.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-bf-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-bf-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-alt.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwcvtbf16-f-f.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmacc-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmaccbf16-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwnmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub-w-bf.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vfwsub.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-evl-tail-folding.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-live-out.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.ll
    M llvm/test/CodeGen/RISCV/rvv/vl-opt.ll
    M llvm/test/CodeGen/RISCV/rvv/vle_vid-vfcvt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmacc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadc.ll
    M llvm/test/CodeGen/RISCV/rvv/vmadd-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmax.ll
    M llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmaxu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmerge-peephole.mir
    M llvm/test/CodeGen/RISCV/rvv/vmerge.ll
    M llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vmin.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vminu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbc.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsbf.ll
    M llvm/test/CodeGen/RISCV/rvv/vmseq.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsge.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgeu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsgtu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsif.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsle.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsleu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmslt.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsltu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsne.ll
    M llvm/test/CodeGen/RISCV/rvv/vmsof.ll
    M llvm/test/CodeGen/RISCV/rvv/vmul-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulh.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulhsu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmulhu.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.s.x.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.ll
    M llvm/test/CodeGen/RISCV/rvv/vmv.v.x.ll
    M llvm/test/CodeGen/RISCV/rvv/vnmsac-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vor.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-combine-reverse-load.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-combine-store-reverse.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-cttz-elts.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-float.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-int.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask-fixed-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-fixed-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-vectors.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-splice.ll
    M llvm/test/CodeGen/RISCV/rvv/vp-vector-interleaved-access.ll
    M llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpload.ll
    M llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vpstore.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-f16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-f16.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-int-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-mask-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vreductions-mask.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vrem.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vremu.ll
    M llvm/test/CodeGen/RISCV/rvv/vrgatherei16-subreg-liveness.ll
    M llvm/test/CodeGen/RISCV/rvv/vrol-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vror-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vrsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vsadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vsaddu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vsbc.ll
    M llvm/test/CodeGen/RISCV/rvv/vscale-power-of-two.ll
    M llvm/test/CodeGen/RISCV/rvv/vscale-vw-web-simplification.ll
    M llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-regression.ll
    M llvm/test/CodeGen/RISCV/rvv/vsetvli-valid-elen-fp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsext.ll
    M llvm/test/CodeGen/RISCV/rvv/vsmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll
    M llvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vssub.ll
    M llvm/test/CodeGen/RISCV/rvv/vssubu-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vssubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vsub-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd-mask-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd.ll
    M llvm/test/CodeGen/RISCV/rvv/vwadd.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwaddu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwaddu.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmul.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmulsu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwmulu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsll.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub-mask-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsub.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsubu.ll
    M llvm/test/CodeGen/RISCV/rvv/vwsubu.w.ll
    M llvm/test/CodeGen/RISCV/rvv/vxor-sdnode.ll
    M llvm/test/CodeGen/RISCV/rvv/vxor.ll
    M llvm/test/CodeGen/RISCV/rvv/vxrm-insert-out-of-loop.ll
    M llvm/test/CodeGen/RISCV/rvv/vxrm-insert.ll
    M llvm/test/CodeGen/RISCV/rvv/vzext.ll
    M llvm/test/CodeGen/RISCV/rvv/xandesvbfhcvt-vfwcvt-s-bf16.ll
    M llvm/test/CodeGen/RISCV/rvv/zvdot4a8i-sdnode.ll
    M llvm/test/CodeGen/RISCV/sadd_sat.ll
    M llvm/test/CodeGen/RISCV/sadd_sat_plus.ll
    M llvm/test/CodeGen/RISCV/scmp.ll
    M llvm/test/CodeGen/RISCV/select-binop-identity.ll
    M llvm/test/CodeGen/RISCV/select-cc.ll
    M llvm/test/CodeGen/RISCV/select-cond.ll
    M llvm/test/CodeGen/RISCV/select-const.ll
    M llvm/test/CodeGen/RISCV/select-constant-xor.ll
    M llvm/test/CodeGen/RISCV/select-optimize-multiple.ll
    M llvm/test/CodeGen/RISCV/select-pseudo-merge-with-stack-adj.ll
    M llvm/test/CodeGen/RISCV/select-zbb.ll
    M llvm/test/CodeGen/RISCV/select.ll
    M llvm/test/CodeGen/RISCV/sextw-removal.ll
    M llvm/test/CodeGen/RISCV/shift-amount-mod.ll
    M llvm/test/CodeGen/RISCV/shift-and.ll
    M llvm/test/CodeGen/RISCV/shift-masked-shamt.ll
    M llvm/test/CodeGen/RISCV/shifts.ll
    M llvm/test/CodeGen/RISCV/shl-cttz.ll
    M llvm/test/CodeGen/RISCV/shlimm-addimm.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-load-atomic-acquire-seq_cst.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-load.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-mul.ll
    M llvm/test/CodeGen/RISCV/short-forward-branch-opt-qcloads.ll
    M llvm/test/CodeGen/RISCV/shrinkwrap-jump-table.ll
    M llvm/test/CodeGen/RISCV/shrinkwrap.ll
    M llvm/test/CodeGen/RISCV/signed-truncation-check.ll
    M llvm/test/CodeGen/RISCV/split-offsets.ll
    M llvm/test/CodeGen/RISCV/split-store.ll
    M llvm/test/CodeGen/RISCV/split-udiv-by-constant.ll
    M llvm/test/CodeGen/RISCV/split-urem-by-constant.ll
    M llvm/test/CodeGen/RISCV/srem-lkk.ll
    M llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
    M llvm/test/CodeGen/RISCV/srem-vector-lkk.ll
    M llvm/test/CodeGen/RISCV/ssub_sat.ll
    M llvm/test/CodeGen/RISCV/ssub_sat_plus.ll
    M llvm/test/CodeGen/RISCV/stack-clash-prologue.ll
    M llvm/test/CodeGen/RISCV/stack-folding.ll
    M llvm/test/CodeGen/RISCV/stack-probing-dynamic-nonentry.ll
    M llvm/test/CodeGen/RISCV/stack-store-check.ll
    M llvm/test/CodeGen/RISCV/switch-width.ll
    M llvm/test/CodeGen/RISCV/tail-calls.ll
    M llvm/test/CodeGen/RISCV/trunc-nsw-nuw.ll
    M llvm/test/CodeGen/RISCV/typepromotion-overflow.ll
    M llvm/test/CodeGen/RISCV/uadd_sat.ll
    M llvm/test/CodeGen/RISCV/uadd_sat_plus.ll
    M llvm/test/CodeGen/RISCV/ucmp.ll
    M llvm/test/CodeGen/RISCV/udiv-const-optimization.ll
    M llvm/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll
    M llvm/test/CodeGen/RISCV/unaligned-load-store.ll
    M llvm/test/CodeGen/RISCV/unfold-masked-merge-scalar-variablemask.ll
    M llvm/test/CodeGen/RISCV/urem-lkk.ll
    M llvm/test/CodeGen/RISCV/urem-seteq-illegal-types.ll
    M llvm/test/CodeGen/RISCV/urem-vector-lkk.ll
    M llvm/test/CodeGen/RISCV/usub_sat_plus.ll
    M llvm/test/CodeGen/RISCV/vararg-ilp32e.ll
    M llvm/test/CodeGen/RISCV/vararg.ll
    M llvm/test/CodeGen/RISCV/varargs-with-fp-and-second-adj.ll
    M llvm/test/CodeGen/RISCV/vscale-demanded-bits.ll
    M llvm/test/CodeGen/RISCV/wide-scalar-shift-by-byte-multiple-legalization.ll
    M llvm/test/CodeGen/RISCV/wide-scalar-shift-legalization.ll
    M llvm/test/CodeGen/RISCV/xaluo.ll
    M llvm/test/CodeGen/RISCV/xcvmem-heuristic.ll
    M llvm/test/CodeGen/RISCV/xcvmem.ll
    M llvm/test/CodeGen/RISCV/xqccmp-additional-stack.ll
    M llvm/test/CodeGen/RISCV/xqccmp-callee-saved-gprs.ll
    M llvm/test/CodeGen/RISCV/xqccmp-push-pop-popret.ll
    M llvm/test/CodeGen/RISCV/xqcia.ll
    M llvm/test/CodeGen/RISCV/xqciac.ll
    M llvm/test/CodeGen/RISCV/xqcibi-redundant-copy-elim.ll
    M llvm/test/CodeGen/RISCV/xqcibm-cto-clo-brev.ll
    M llvm/test/CodeGen/RISCV/xqcibm-extract.ll
    M llvm/test/CodeGen/RISCV/xqcibm-insbi.ll
    M llvm/test/CodeGen/RISCV/xqcibm-insert.ll
    M llvm/test/CodeGen/RISCV/xqcicm.ll
    M llvm/test/CodeGen/RISCV/xqcics.ll
    M llvm/test/CodeGen/RISCV/xqcilia.ll
    M llvm/test/CodeGen/RISCV/xqcilsm-memset.ll
    M llvm/test/CodeGen/RISCV/xqcisls.ll
    M llvm/test/CodeGen/RISCV/xtheadmac.ll
    M llvm/test/CodeGen/RISCV/xtheadmemidx.ll
    M llvm/test/CodeGen/RISCV/xtheadmempair.ll
    M llvm/test/CodeGen/RISCV/zbb-logic-neg-imm.ll
    M llvm/test/CodeGen/RISCV/zcb-regalloc-hints.ll
    M llvm/test/CodeGen/RISCV/zcmp-additional-stack.ll
    M llvm/test/CodeGen/RISCV/zdinx-asm-constraint.ll
    M llvm/test/CodeGen/RISCV/zdinx-boundary-check.ll
    M llvm/test/CodeGen/RISCV/zdinx-spill.ll
    A llvm/test/CodeGen/RISCV/zero-call-used-regs.ll
    M llvm/test/CodeGen/RISCV/zibi.ll
    M llvm/test/CodeGen/RISCV/zicond-fp-select-zfinx.ll
    M llvm/test/CodeGen/RISCV/zicond-opts.ll
    M llvm/test/CodeGen/RISCV/zilsd-spill.ll
    M llvm/test/CodeGen/RISCV/zilsd.ll
    A llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_relaxed_printf_string_address_space/multi-function-printf.ll
    A llvm/test/CodeGen/SPIRV/hlsl-intrinsics/InterlockedAdd.ll
    A llvm/test/CodeGen/SPIRV/hlsl-intrinsics/InterlockedAdd_spv_i64.ll
    A llvm/test/CodeGen/SPIRV/select-aggregate.ll
    A llvm/test/CodeGen/SPIRV/select-composite-constant.ll
    M llvm/test/CodeGen/SPIRV/trunc-nonstd-bitwidth.ll
    A llvm/test/CodeGen/WebAssembly/immutable-global-alias.ll
    A llvm/test/CodeGen/WebAssembly/imported-const-global.ll
    A llvm/test/CodeGen/WebAssembly/invalid-wasm-global-function-alias.ll
    A llvm/test/CodeGen/WebAssembly/invalid-wasm-global-symbol.ll
    M llvm/test/CodeGen/X86/2009-11-17-UpdateTerminator.ll
    M llvm/test/CodeGen/X86/2011-09-14-valcoalesce.ll
    M llvm/test/CodeGen/X86/apx/ccmp.ll
    M llvm/test/CodeGen/X86/apx/ctest.ll
    M llvm/test/CodeGen/X86/apx/push2-pop2-cfi-seh-v3.ll
    M llvm/test/CodeGen/X86/apx/push2-pop2-cfi-seh.ll
    M llvm/test/CodeGen/X86/apx/setzucc.ll
    M llvm/test/CodeGen/X86/atomic-load-store.ll
    M llvm/test/CodeGen/X86/combine-pmuldq.ll
    A llvm/test/CodeGen/X86/dag-maps-huge-region-crash.ll
    M llvm/test/CodeGen/X86/fast-isel-fcmp.ll
    M llvm/test/CodeGen/X86/fast-isel-select-cmov2.ll
    A llvm/test/CodeGen/X86/flags-copy-lowering-unreachable.mir
    M llvm/test/CodeGen/X86/hipe-cc64.ll
    M llvm/test/CodeGen/X86/ifma-combine-vpmadd52.ll
    M llvm/test/CodeGen/X86/llc-pipeline-npm.ll
    M llvm/test/CodeGen/X86/madd.ll
    M llvm/test/CodeGen/X86/musttail-tailcc.ll
    M llvm/test/CodeGen/X86/pmaddubsw.ll
    M llvm/test/CodeGen/X86/pr27591.ll
    M llvm/test/CodeGen/X86/pr32284.ll
    M llvm/test/CodeGen/X86/pr53842.ll
    M llvm/test/CodeGen/X86/pr54369.ll
    A llvm/test/CodeGen/X86/reset-fpenv-mmo.ll
    M llvm/test/CodeGen/X86/sibcall.ll
    A llvm/test/CodeGen/X86/stack-coloring-setjmp.ll
    M llvm/test/CodeGen/X86/swifttailcc-store-ret-address-aliasing-stack-slot.ll
    M llvm/test/CodeGen/X86/vector-fshr-128.ll
    M llvm/test/CodeGen/X86/vector-fshr-rot-128.ll
    M llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-8.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-4.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-7.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-5.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-6.ll
    M llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll
    M llvm/test/CodeGen/X86/vector-replicaton-i1-mask.ll
    M llvm/test/CodeGen/X86/widen_fadd.ll
    M llvm/test/CodeGen/X86/widen_fdiv.ll
    M llvm/test/CodeGen/X86/widen_fmul.ll
    M llvm/test/CodeGen/X86/widen_fsub.ll
    A llvm/test/CodeGen/Xtensa/literal.ll
    A llvm/test/CodeGen/Xtensa/tls.ll
    M llvm/test/Instrumentation/Instrumentor/default_config.json
    M llvm/test/Instrumentation/Instrumentor/module_and_globals.ll
    A llvm/test/Instrumentation/Instrumentor/numeric.ll
    A llvm/test/Instrumentation/Instrumentor/numeric_config.json
    R llvm/test/Instrumentation/Instrumentor/operations.json
    R llvm/test/Instrumentation/Instrumentor/operations.ll
    A llvm/test/MC/AArch64/LFI/exclusive.s
    A llvm/test/MC/AArch64/LFI/fp.s
    A llvm/test/MC/AArch64/LFI/jumps-only.s
    A llvm/test/MC/AArch64/LFI/literal.s
    A llvm/test/MC/AArch64/LFI/lse.s
    A llvm/test/MC/AArch64/LFI/mem-lr.s
    A llvm/test/MC/AArch64/LFI/mem.s
    A llvm/test/MC/AArch64/LFI/no-lfi-loads.s
    A llvm/test/MC/AArch64/LFI/no-lfi-stores.s
    A llvm/test/MC/AArch64/LFI/passthrough.s
    A llvm/test/MC/AArch64/LFI/prefetch.s
    A llvm/test/MC/AArch64/LFI/rcpc.s
    A llvm/test/MC/AArch64/LFI/simd.s
    A llvm/test/MC/AArch64/LFI/stack.s
    M llvm/test/MC/AArch64/LFI/sys.s
    A llvm/test/MC/AArch64/coff-secrel-hi12.s
    M llvm/test/MC/AMDGPU/gfx11_asm_vop3_dpp16.s
    A llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16-fake16.txt
    R llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16.txt
    M llvm/test/MC/RISCV/rv32c-invalid.s
    M llvm/test/MC/RISCV/rv64c-invalid.s
    M llvm/test/MC/RISCV/rvc-hints-invalid.s
    M llvm/test/MC/RISCV/xqcibm-invalid.s
    A llvm/test/MC/Xtensa/tls.s
    M llvm/test/Other/dump-before-after.ll
    M llvm/test/Other/print-changed-machine.ll
    M llvm/test/TableGen/GlobalISelEmitter/SkippedPatterns.td
    M llvm/test/Transforms/GVN/PRE/pre-loop-load.ll
    M llvm/test/Transforms/InstCombine/assume.ll
    M llvm/test/Transforms/InstCombine/copysign.ll
    M llvm/test/Transforms/InstCombine/trunc.ll
    M llvm/test/Transforms/LICM/scalar-promote.ll
    M llvm/test/Transforms/LoopInterchange/complex-inner-latch-condition.ll
    M llvm/test/Transforms/LoopInterchange/confused-dependence.ll
    M llvm/test/Transforms/LoopInterchange/currentLimitation.ll
    M llvm/test/Transforms/LoopInterchange/debuginfo.ll
    M llvm/test/Transforms/LoopInterchange/force-interchange.ll
    M llvm/test/Transforms/LoopInterchange/fp-reductions.ll
    M llvm/test/Transforms/LoopInterchange/guarded-inner-loop.ll
    A llvm/test/Transforms/LoopInterchange/inner-induciton-step-is-not-invariant.ll
    M llvm/test/Transforms/LoopInterchange/inner-only-reductions.ll
    M llvm/test/Transforms/LoopInterchange/interchange-insts-between-indvar.ll
    M llvm/test/Transforms/LoopInterchange/legality-for-scalar-deps.ll
    M llvm/test/Transforms/LoopInterchange/loopnest-with-outer-btc0.ll
    M llvm/test/Transforms/LoopInterchange/multilevel-partial-reduction.ll
    M llvm/test/Transforms/LoopInterchange/non-phi-uses-lcssa-phi.ll
    M llvm/test/Transforms/LoopInterchange/outer-dependency-lte.ll
    M llvm/test/Transforms/LoopInterchange/outer-only-reductions.ll
    A llvm/test/Transforms/LoopInterchange/partially-perfect-loop.ll
    M llvm/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.ll
    M llvm/test/Transforms/LoopInterchange/pr43326-ideal-access-pattern.ll
    M llvm/test/Transforms/LoopInterchange/pr43326.ll
    M llvm/test/Transforms/LoopInterchange/pr48212.ll
    M llvm/test/Transforms/LoopInterchange/profitability-redundant-interchange.ll
    M llvm/test/Transforms/LoopInterchange/profitability-vectorization-heuristic.ll
    M llvm/test/Transforms/LoopInterchange/profitability-vectorization.ll
    M llvm/test/Transforms/LoopInterchange/reduction2mem-limitation.ll
    M llvm/test/Transforms/LoopInterchange/reductions-across-inner-and-outer-loop.ll
    M llvm/test/Transforms/LoopInterchange/reductions-non-wrapped-operations.ll
    M llvm/test/Transforms/LoopVectorize/AArch64/conditional-branches-cost.ll
    M llvm/test/Transforms/LoopVectorize/AArch64/reduction-recurrence-costs-sve.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-qabs.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reduction-predselect.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reductions-interleave.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-reductions.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-saddsatcost.ll
    M llvm/test/Transforms/LoopVectorize/ARM/mve-selectandorcost.ll
    M llvm/test/Transforms/LoopVectorize/ARM/pointer_iv.ll
    M llvm/test/Transforms/LoopVectorize/ARM/tail-fold-multiple-icmps.ll
    M llvm/test/Transforms/LoopVectorize/ARM/tail-folding-counting-down.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/tail-folding-uniform-store.ll
    M llvm/test/Transforms/LoopVectorize/RISCV/transform-narrow-interleave-to-widen-memory.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/AArch64/single-scalar-cast.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/AArch64/sve2-histcnt-vplan.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/RISCV/vplan-riscv-vector-reverse.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/X86/scalarize-wide-load-for-address-use.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/constant-fold.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/expand-scev.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/for-phi-ordering.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/predicator.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/vplan-print-after-all.ll
    M llvm/test/Transforms/LoopVectorize/VPlan/vplan-printing.ll
    M llvm/test/Transforms/LoopVectorize/as_cast.ll
    M llvm/test/Transforms/LoopVectorize/bzip_reverse_loops.ll
    M llvm/test/Transforms/LoopVectorize/cast-costs.ll
    M llvm/test/Transforms/LoopVectorize/cast-induction.ll
    M llvm/test/Transforms/LoopVectorize/expand-ptrtoaddr.ll
    M llvm/test/Transforms/LoopVectorize/induction-step.ll
    M llvm/test/Transforms/LoopVectorize/miniters.ll
    A llvm/test/Transforms/LoopVectorize/minmax-reduction-unknown-prof.ll
    M llvm/test/Transforms/LoopVectorize/narrow-to-single-scalar-widen-gep-scalable.ll
    M llvm/test/Transforms/LoopVectorize/pointer-induction.ll
    M llvm/test/Transforms/LoopVectorize/preserve-inbounds-gep-with-pointer-casts.ll
    M llvm/test/Transforms/LoopVectorize/reduction-minmax-users-and-predicated.ll
    M llvm/test/Transforms/LoopVectorize/runtime-checks-hoist.ll
    M llvm/test/Transforms/LoopVectorize/widen-gep-all-indices-invariant.ll
    M llvm/test/Transforms/PhaseOrdering/ARM/arm_var_q31.ll
    M llvm/test/Transforms/SLPVectorizer/SystemZ/revec-fix-128169.ll
    M llvm/test/Transforms/SLPVectorizer/X86/revec-reduced-value-vectorized-later.ll
    A llvm/test/Transforms/SLPVectorizer/X86/runtime-alias-checks.ll
    M llvm/test/Transforms/SLPVectorizer/revec.ll
    M llvm/test/Transforms/SimplifyCFG/speculate-store.ll
    M llvm/test/Verifier/AMDGPU/intrinsic-amdgpu-cs-chain.ll
    A llvm/test/tools/opt/print-pipeline-passes.ll
    M llvm/test/tools/yaml2obj/ELF/bb-addr-map-pgo-analysis-map.yaml
    M llvm/tools/CMakeLists.txt
    M llvm/tools/llc/NewPMDriver.cpp
    M llvm/tools/opt/NewPMDriver.cpp
    M llvm/unittests/ADT/APIntTest.cpp
    M llvm/unittests/ADT/ImmutableListTest.cpp
    M llvm/unittests/ADT/StringMapTest.cpp
    M llvm/unittests/Analysis/ScalarEvolutionTest.cpp
    M llvm/unittests/CodeGen/RematerializerTest.cpp
    M llvm/unittests/DebugInfo/PDB/CMakeLists.txt
    M llvm/unittests/Demangle/DLangDemangleTest.cpp
    M llvm/unittests/Support/DynamicLibrary/DynamicLibraryTest.cpp
    M llvm/unittests/Support/GlobPatternTest.cpp
    M llvm/unittests/Support/KnownBitsTest.cpp
    M llvm/unittests/Support/SpecialCaseListTest.cpp
    M llvm/unittests/Transforms/Vectorize/VPlanTestBase.h
    M llvm/utils/TableGen/GlobalISelEmitter.cpp
    M llvm/utils/gdb-scripts/prettyprinters.py
    M llvm/utils/git/ids-check-helper.py
    M llvm/utils/gn/secondary/llvm/tools/llvm-readtapi/BUILD.gn
    M llvm/utils/sanitizers/ubsan_ignorelist.txt
    M mlir/docs/CMakeLists.txt
    M mlir/docs/LangRef.md
    M mlir/docs/doxygen.cfg.in
    M mlir/examples/standalone/test/lit.cfg.py
    M mlir/include/mlir/Conversion/ConvertToEmitC/ConvertToEmitCPatternInterface.td
    M mlir/include/mlir/Conversion/ConvertToEmitC/ToEmitCInterface.h
    M mlir/include/mlir/Conversion/FuncToEmitC/FuncToEmitC.h
    M mlir/include/mlir/Conversion/Passes.td
    M mlir/include/mlir/Dialect/Affine/Transforms/Passes.td
    M mlir/include/mlir/Dialect/Linalg/IR/LinalgEnums.td
    M mlir/include/mlir/Dialect/OpenACC/OpenACCCGOps.td
    M mlir/include/mlir/Dialect/OpenACC/Transforms/Passes.td
    M mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td
    M mlir/include/mlir/Dialect/XeGPU/IR/XeGPUAttrs.td
    M mlir/include/mlir/Dialect/XeGPU/Utils/XeGPUUtils.h
    M mlir/include/mlir/Interfaces/MemorySlotInterfaces.td
    M mlir/lib/Conversion/ArithToEmitC/ArithToEmitC.cpp
    M mlir/lib/Conversion/ArithToSPIRV/ArithToSPIRV.cpp
    M mlir/lib/Conversion/ComplexToSPIRV/ComplexToSPIRV.cpp
    M mlir/lib/Conversion/ConvertToEmitC/ConvertToEmitCPass.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitC.cpp
    M mlir/lib/Conversion/FuncToEmitC/FuncToEmitCPass.cpp
    M mlir/lib/Conversion/MemRefToEmitC/MemRefToEmitC.cpp
    M mlir/lib/Conversion/SCFToEmitC/SCFToEmitC.cpp
    M mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp
    M mlir/lib/Conversion/XeGPUToXeVM/XeGPUToXeVM.cpp
    M mlir/lib/Dialect/Affine/Transforms/SimplifyAffineWithBounds.cpp
    M mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp
    M mlir/lib/Dialect/Linalg/Transforms/Specialize.cpp
    M mlir/lib/Dialect/OpenACC/IR/OpenACCCG.cpp
    M mlir/lib/Dialect/OpenACC/Transforms/ACCImplicitData.cpp
    M mlir/lib/Dialect/OpenACC/Transforms/OffloadTargetVerifier.cpp
    M mlir/lib/Dialect/SPIRV/IR/CastOps.cpp
    M mlir/lib/Dialect/XeGPU/IR/XeGPUDialect.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUArrayLengthOptimization.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPULayoutImpl.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUPeepHoleOptimizer.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUSgToLaneDistribute.cpp
    M mlir/lib/Dialect/XeGPU/Transforms/XeGPUUnroll.cpp
    M mlir/lib/Dialect/XeGPU/Utils/XeGPUUtils.cpp
    M mlir/lib/Target/SPIRV/Serialization/Serializer.cpp
    M mlir/lib/Transforms/Mem2Reg.cpp
    M mlir/test/Conversion/ComplexToSPIRV/complex-to-spirv.mlir
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc-failed.mlir
    M mlir/test/Conversion/FuncToEmitC/func-to-emitc.mlir
    M mlir/test/Conversion/VectorToSPIRV/vector-to-spirv.mlir
    M mlir/test/Conversion/XeGPUToXeVM/loadstore_nd.mlir
    M mlir/test/Dialect/Affine/simplify-with-bounds.mlir
    M mlir/test/Dialect/LLVMIR/mem2reg-dbginfo.mlir
    M mlir/test/Dialect/Linalg/canonicalize.mlir
    M mlir/test/Dialect/Linalg/roundtrip-morphism-linalg-category-ops.mlir
    M mlir/test/Dialect/Linalg/specialize-generic-ops.mlir
    A mlir/test/Dialect/OpenACC/acc-implicit-data-defaultnone.mlir
    M mlir/test/Dialect/OpenACC/invalid-cg.mlir
    M mlir/test/Dialect/OpenACC/offload-target-verifier.mlir
    M mlir/test/Dialect/OpenACC/ops-cg.mlir
    M mlir/test/Dialect/SPIRV/IR/cast-ops.mlir
    M mlir/test/Dialect/SPIRV/Transforms/vce-deduction.mlir
    M mlir/test/Dialect/XeGPU/peephole-optimize.mlir
    M mlir/test/Dialect/XeGPU/propagate-layout-inst-data.mlir
    M mlir/test/Dialect/XeGPU/propagate-layout-subgroup.mlir
    M mlir/test/Dialect/XeGPU/propagate-layout.mlir
    M mlir/test/Dialect/XeGPU/sg-to-lane-distribute-unit.mlir
    M mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_bf8.mlir
    M mlir/test/Integration/Dialect/XeGPU/LANE/xegpu_dpas_mx_prepacked_e2m1.mlir
    A mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
    A mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_quantizeA_F4.mlir
    M mlir/test/Integration/GPU/ROCM/lit.local.cfg
    M mlir/test/Target/Cpp/func.mlir
    M mlir/test/Target/LLVMIR/omptarget-declare-target-llvm-host.mlir
    M mlir/test/Target/LLVMIR/omptarget-declare-target-to-host.mlir
    M mlir/test/Target/SPIRV/decorations-id.mlir
    M mlir/test/Target/SPIRV/linkage-types.mlir
    M mlir/test/Target/SPIRV/struct.mlir
    M mlir/test/Transforms/mem2reg.mlir
    M mlir/test/lib/Dialect/Test/TestOpDefs.cpp
    M mlir/test/lib/Dialect/Test/TestOps.td
    M mlir/tools/mlir-tblgen/AttrOrTypeFormatGen.cpp
    M openmp/docs/CMakeLists.txt
    M openmp/docs/doxygen.cfg.in
    M orc-rt/include/CMakeLists.txt
    M orc-rt/include/orc-rt/NativeDylibManager.h
    A orc-rt/include/orc-rt/sps-ci/CallSPSCI.h
    M orc-rt/lib/executor/CMakeLists.txt
    M orc-rt/lib/executor/NativeDylibManager.cpp
    M orc-rt/lib/executor/Unix/NativeDylibAPIs.inc
    A orc-rt/lib/executor/sps-ci/CallSPSCI.cpp
    M orc-rt/unittests/CMakeLists.txt
    A orc-rt/unittests/CallSPSCITest.cpp
    M orc-rt/unittests/NativeDylibManagerSPSCITest.cpp
    M orc-rt/unittests/NativeDylibManagerTest.cpp
    M polly/docs/CMakeLists.txt
    M polly/docs/doxygen.cfg.in
    M runtimes/CMakeLists.txt
    M runtimes/cmake/config-Fortran.cmake
    A utils/bazel/llvm-project-overlay/flang-rt/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang-rt/lib/runtime/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang-rt/unittests/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Builder/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/CodeGen/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/CUF/Attributes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/CUF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/FIRCG/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Dialect/MIF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/HLFIR/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/OpenACC/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/OpenMP/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Passes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/include/flang/Optimizer/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Decimal/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Evaluate/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Frontend/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/FrontendTool/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Lower/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Builder/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/CodeGen/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/CUF/Attributes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/CUF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/FIRCG/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/MIF/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Dialect/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/HLFIR/IR/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/HLFIR/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Analysis/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenACC/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenMP/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/OpenMP/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Passes/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Optimizer/Transforms/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Parser/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Semantics/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Support/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Testing/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/lib/Utils/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/tools/flang-driver/BUILD.bazel
    A utils/bazel/llvm-project-overlay/flang/unittests/BUILD.bazel
    M utils/bazel/llvm-project-overlay/libc/BUILD.bazel
    M utils/bazel/llvm-project-overlay/libc/test/src/math/smoke/BUILD.bazel
    M utils/bazel/llvm-project-overlay/lldb/source/Plugins/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/src/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/tools/BUILD.bazel
    A utils/bazel/llvm-project-overlay/openmp/runtime/unittests/BUILD.bazel

  Log Message:
  -----------
  Merge branch 'main' into users/kuilpd/generate-source-info-in-llc


Compare: https://github.com/llvm/llvm-project/compare/ced2985249bc...a065a1702d79

To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list