[all-commits] [llvm/llvm-project] 56f729: [AMDGPU][True16] Add legalization/selection handli...

[Domenic Nutile via All-commits]

  Branch: refs/heads/users/saxlungs/true16-merge-values-s16
  Home:   https://github.com/llvm/llvm-project
  Commit: 56f72925d234d494820f91e6a21c0e9c04efd3d0
      https://github.com/llvm/llvm-project/commit/56f72925d234d494820f91e6a21c0e9c04efd3d0
  Author: Domenic Nutile <domenic.nutile at gmail.com>
  Date:   2026-05-28 (Thu, 28 May 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/GlobalISel/andn2.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fshl.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fshr.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/orn2.ll

  Log Message:
  -----------
  [AMDGPU][True16] Add legalization/selection handling for G_MERGE_VALUES of 2 s16 -> s32


  Commit: 27d70f82b2d4b5a997d372bba129867bf933b7e2
      https://github.com/llvm/llvm-project/commit/27d70f82b2d4b5a997d372bba129867bf933b7e2
  Author: Domenic Nutile <domenic.nutile at gmail.com>
  Date:   2026-05-28 (Thu, 28 May 2026)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
    M llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/test/CodeGen/AMDGPU/GlobalISel/andn2.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fshl.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/fshr.ll
    M llvm/test/CodeGen/AMDGPU/GlobalISel/orn2.ll

  Log Message:
  -----------
  Reuse shareable code from G_BUILD_VECTOR, get vgprs working, refactor rules


  Commit: 4add2594740f5195a33d58e941a391fdd8e9e31b
      https://github.com/llvm/llvm-project/commit/4add2594740f5195a33d58e941a391fdd8e9e31b
  Author: Domenic Nutile <domenic.nutile at gmail.com>
  Date:   2026-05-28 (Thu, 28 May 2026)

  Changed paths:
    M llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-merge-values-build-vector-s16.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/select-merge-values-build-vector-s16.mir

  Log Message:
  -----------
  Update MIR tests


Compare: https://github.com/llvm/llvm-project/compare/b73c387dd561...4add2594740f

To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications