[all-commits] [llvm/llvm-project] adcad4: [CIR] Vector saturating rounding shift right and n...
Kartik Ohlan via All-commits
all-commits at lists.llvm.org
Tue May 26 03:06:01 PDT 2026
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: adcad45cbdf804c18ba691d879df98a9e3e22fc2
https://github.com/llvm/llvm-project/commit/adcad45cbdf804c18ba691d879df98a9e3e22fc2
Author: Kartik Ohlan <kartik7ohlan at gmail.com>
Date: 2026-05-26 (Tue, 26 May 2026)
Changed paths:
M clang/lib/CIR/CodeGen/CIRGenBuiltinAArch64.cpp
M clang/test/CodeGen/AArch64/neon-intrinsics.c
M clang/test/CodeGen/AArch64/neon/intrinsics.c
Log Message:
-----------
[CIR] Vector saturating rounding shift right and narrow intrinsics (#198947)
This PR ignores all SISD variants that we had in #198216
Part of https://github.com/llvm/llvm-project/issues/185382
Move the test cases to
[intrinsics.c](https://github.com/llvm/llvmproject/pull/clang/test/CodeGen/AArch64/neon/intrinsics.c)
Removed the test cases from
[neon-intrinsics.c](https://github.com/llvm/llvmproject/pull/clang/test/CodeGen/AArch64/neon/intrinsics.c)
variants that are skipped/ not covered in this PR (SISD)
```
1. vqrshrunh_n_s16 (uint8_t, _h scalar)
2. vqrshruns_n_s32 (uint16_t, _s scalar)
3. vqrshrnh_n_s16 (int8_t, _h scalar)
4. vqrshrns_n_s32 (int16_t, _s scalar)
5. vqrshrnh_n_u16 (uint8_t, _h scalar)
6. vqrshrns_n_u32 (uint16_t, _s scalar)
```
To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications
More information about the All-commits
mailing list