[all-commits] [llvm/llvm-project] 3a4d1c: [RISCV][GISel] Use a single FEQ for fcmp ord/uno x...

[Jim Lin via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 3a4d1c7e77cbb2138478b7ce1f2473d18bbb7d1d
      https://github.com/llvm/llvm-project/commit/3a4d1c7e77cbb2138478b7ce1f2473d18bbb7d1d
  Author: Jim Lin <jim at andestech.com>
  Date:   2026-04-15 (Wed, 15 Apr 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/GISel/RISCVInstructionSelector.cpp
    M llvm/test/CodeGen/RISCV/GlobalISel/double-fcmp.ll
    M llvm/test/CodeGen/RISCV/GlobalISel/float-fcmp.ll

  Log Message:
  -----------
  [RISCV][GISel] Use a single FEQ for fcmp ord/uno x, x (#192022)

When both operands of an ORD/UNO compare are the same register,
the double-FEQ + AND sequence is redundant: a single FEQ x, x
gives the same result. Addresses the FIXME in selectFCmp.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications