[all-commits] [llvm/llvm-project] a7914a: [RISCV] Allow unsigned immediates for pli.h, pli.d...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: a7914aecb2db16274ae07d36ae07178707eac89b
      https://github.com/llvm/llvm-project/commit/a7914aecb2db16274ae07d36ae07178707eac89b
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2026-03-04 (Wed, 04 Mar 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
    M llvm/lib/Target/RISCV/RISCVInstrInfoP.td
    M llvm/test/MC/RISCV/rv32p-valid.s
    M llvm/test/MC/RISCV/rv64p-valid.s

  Log Message:
  -----------
  [RISCV] Allow unsigned immediates for pli.h, pli.dh, pli.w (#184554)

Allow unsigned immediates that look like like simm10 when only
considering the lower 16 or 32 bits. For pli.dh and pli.dh this
[652024,65535]. For pli.w, this is [4294966784,4294967295].

Since we're only inserting 16 or 32 bits, it makes sense to me that only
those 16 or 32 bits matter. This is similar to how we allow `li a0,
0xffffffff` on RV32.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications