[all-commits] [llvm/llvm-project] 49fa2a: [CIR] Support x86 builtin rdtsc (#180714)

[Aditya Trivedi via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 49fa2a4d24c6a27526cb9ad481ef32648dd58e26
      https://github.com/llvm/llvm-project/commit/49fa2a4d24c6a27526cb9ad481ef32648dd58e26
  Author: Aditya Trivedi <120598696+adit4443ya at users.noreply.github.com>
  Date:   2026-02-13 (Fri, 13 Feb 2026)

  Changed paths:
    M clang/lib/CIR/CodeGen/CIRGenBuiltinX86.cpp
    M clang/test/CIR/CodeGenBuiltins/X86/rd-builtins.c

  Log Message:
  -----------
  [CIR] Support x86 builtin rdtsc (#180714)

This PR implements CodeGen for rdtsc builtins in CIR upstream.
Towards #167765



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications