[all-commits] [llvm/llvm-project] b464d7: [RISCV] LMUL lists for indexed and strided loads (...

[Petr Penzin via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: b464d772e5a262565ec65dd125be3036e42d2b9d
      https://github.com/llvm/llvm-project/commit/b464d772e5a262565ec65dd125be3036e42d2b9d
  Author: Petr Penzin <ppenzin at oss.tenstorrent.com>
  Date:   2025-12-05 (Fri, 05 Dec 2025)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVSchedSiFive7.td
    M llvm/lib/Target/RISCV/RISCVSchedTTAscalonD8.td
    M llvm/lib/Target/RISCV/RISCVScheduleV.td

  Log Message:
  -----------
  [RISCV] LMUL lists for indexed and strided loads (#169756)

Create additional lists representing valid LMULs for strided and indexed
load of particular element sizes.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications