[all-commits] [llvm/llvm-project] c9e5ed: [X86] Manage atomic load of fp -> int promotion in...

[jofrn via All-commits]

  Branch: refs/heads/users/jofrn/gt/07-15-_x86_manage_atomic_load_of_fp_-_int_promotion_in_dag
  Home:   https://github.com/llvm/llvm-project
  Commit: c9e5edd0cc2ff7e6d935777a4113cb37b649733f
      https://github.com/llvm/llvm-project/commit/c9e5edd0cc2ff7e6d935777a4113cb37b649733f
  Author: jofrn <jofernau at amd.com>
  Date:   2025-10-23 (Thu, 23 Oct 2025)

  Changed paths:
    M llvm/lib/Target/X86/X86ISelLowering.cpp
    M llvm/test/CodeGen/X86/atomic-load-store.ll

  Log Message:
  -----------
  [X86] Manage atomic load of fp -> int promotion in DAG

When lowering atomic <1 x T> vector types with floats, selection can fail since
this pattern is unsupported. To support this, floats can be casted to
an integer type of the same size.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications