[all-commits] [llvm/llvm-project] ac8f0b: [RISCV] Reduce ManualCodeGen for segment load/stor...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: ac8f0bb070c9071742b6f6ce03bebc9d87217830
      https://github.com/llvm/llvm-project/commit/ac8f0bb070c9071742b6f6ce03bebc9d87217830
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2025-08-20 (Wed, 20 Aug 2025)

  Changed paths:
    M clang/include/clang/Basic/riscv_vector.td

  Log Message:
  -----------
  [RISCV] Reduce ManualCodeGen for segment load/store intrinsics. NFC

Operate directly on the existing Ops vector instead of copying to
a new vector. This is similar to what the autogenerated codegen
does for other intrinsics.

This reduced the clang binary size by ~96kb on my local Release+Asserts
build.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications