[all-commits] [llvm/llvm-project] b63a9b: [mlir][spirv] Add OpExtension "SPV_INTEL_tensor_fl...

[YixingZhang007 via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: b63a9b7a3cdc1e41545df595215077e50bfd04af
      https://github.com/llvm/llvm-project/commit/b63a9b7a3cdc1e41545df595215077e50bfd04af
  Author: YixingZhang007 <yixing.zhang at intel.com>
  Date:   2025-08-01 (Fri, 01 Aug 2025)

  Changed paths:
    M mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td
    M mlir/include/mlir/Dialect/SPIRV/IR/SPIRVIntelExtOps.td
    M mlir/lib/Dialect/SPIRV/IR/CastOps.cpp
    M mlir/test/Dialect/SPIRV/IR/intel-ext-ops.mlir
    M mlir/test/Target/SPIRV/intel-ext-ops.mlir

  Log Message:
  -----------
  [mlir][spirv] Add OpExtension "SPV_INTEL_tensor_float32_conversion" (#151337)

This PR provides the support for the capability
`TensorFloat32RoundingINTEL` and the instruction `OpRoundFToTF32INTE`L,
as specified by the `SPV_INTEL_tensor_float32_conversion` extension.
This extension introduces a rounding instruction that converts standard
32-bit floating-point values to the TensorFloat32 (TF32) format.

Reference Specification:

https://github.com/KhronosGroup/SPIRV-Registry/blob/main/extensions/INTEL/SPV_INTEL_tensor_float32_conversion.asciidoc



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications