[all-commits] [llvm/llvm-project] 987ed1: [𝘀𝗽𝗿] initial version

Peter Collingbourne via All-commits all-commits at lists.llvm.org
Thu Jul 31 23:19:00 PDT 2025


  Branch: refs/heads/users/pcc/spr/libcxx-introduce-__force_nonstandard_layout-base-class-for-pointer-field-protection
  Home:   https://github.com/llvm/llvm-project
  Commit: 987ed138ad8e52917892be36ed06ab817235b114
      https://github.com/llvm/llvm-project/commit/987ed138ad8e52917892be36ed06ab817235b114
  Author: Peter Collingbourne <pcc at google.com>
  Date:   2025-07-31 (Thu, 31 Jul 2025)

  Changed paths:
    M clang/lib/CodeGen/CGPointerAuth.cpp
    M libcxx/include/CMakeLists.txt
    M libcxx/include/__config
    A libcxx/include/__force_nonstandard_layout
    M libcxx/include/__functional/function.h
    M libcxx/include/__memory/shared_ptr.h
    M libcxx/include/__memory/unique_ptr.h
    M libcxx/include/__tree
    M libcxx/include/__type_traits/is_trivially_relocatable.h
    M libcxx/include/__vector/vector.h
    M libcxx/include/module.modulemap.in
    M libcxx/include/typeinfo
    M libcxx/test/libcxx/gdb/gdb_pretty_printer_test.sh.cpp
    M libcxx/test/libcxx/type_traits/is_trivially_relocatable.compile.pass.cpp
    M libcxxabi/include/__cxxabi_config.h
    M libcxxabi/src/private_typeinfo.h
    M lld/ELF/Arch/AArch64.cpp
    M lld/ELF/Relocations.cpp
    M lld/ELF/Relocations.h
    M lld/ELF/Target.h
    A lld/test/ELF/aarch64-funcinit64-invalid.s
    A lld/test/ELF/aarch64-funcinit64.s
    A lld/test/ELF/aarch64-patchinst.s
    M llvm/docs/LangRef.rst
    M llvm/include/llvm/Analysis/PtrUseVisitor.h
    M llvm/include/llvm/BinaryFormat/ELFRelocs/AArch64.def
    M llvm/include/llvm/Bitcode/LLVMBitCodes.h
    M llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h
    M llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
    M llvm/include/llvm/CodeGen/ISDOpcodes.h
    M llvm/include/llvm/CodeGen/MachineFunction.h
    M llvm/include/llvm/CodeGen/MachineInstr.h
    M llvm/include/llvm/CodeGen/MachineInstrBuilder.h
    M llvm/include/llvm/CodeGen/SelectionDAG.h
    M llvm/include/llvm/CodeGen/SelectionDAGISel.h
    M llvm/include/llvm/CodeGen/SelectionDAGNodes.h
    M llvm/include/llvm/CodeGen/TargetLowering.h
    M llvm/include/llvm/IR/Constants.h
    M llvm/include/llvm/IR/Intrinsics.td
    M llvm/include/llvm/IR/LLVMContext.h
    M llvm/include/llvm/SandboxIR/Constant.h
    M llvm/include/llvm/Target/Target.td
    M llvm/include/llvm/Transforms/Utils/Local.h
    M llvm/lib/Analysis/PtrUseVisitor.cpp
    M llvm/lib/AsmParser/LLParser.cpp
    M llvm/lib/Bitcode/Reader/BitcodeReader.cpp
    M llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
    M llvm/lib/CodeGen/GlobalISel/CallLowering.cpp
    M llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
    M llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
    M llvm/lib/CodeGen/MIRParser/MILexer.cpp
    M llvm/lib/CodeGen/MIRParser/MILexer.h
    M llvm/lib/CodeGen/MIRParser/MIParser.cpp
    M llvm/lib/CodeGen/MIRPrinter.cpp
    M llvm/lib/CodeGen/MachineFunction.cpp
    M llvm/lib/CodeGen/MachineInstr.cpp
    M llvm/lib/CodeGen/PreISelIntrinsicLowering.cpp
    M llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
    M llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
    M llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
    M llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
    M llvm/lib/IR/AsmWriter.cpp
    M llvm/lib/IR/Constants.cpp
    M llvm/lib/IR/ConstantsContext.h
    M llvm/lib/IR/Core.cpp
    M llvm/lib/IR/LLVMContext.cpp
    M llvm/lib/SandboxIR/Constant.cpp
    M llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp
    M llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
    M llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
    M llvm/lib/Target/AArch64/AArch64InstrFormats.td
    M llvm/lib/Target/AArch64/AArch64InstrInfo.td
    M llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
    M llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64ELFObjectWriter.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp
    M llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.h
    M llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
    M llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp
    M llvm/lib/Transforms/Scalar/SROA.cpp
    M llvm/lib/Transforms/Utils/Local.cpp
    M llvm/lib/Transforms/Utils/SimplifyCFG.cpp
    M llvm/lib/Transforms/Utils/ValueMapper.cpp
    M llvm/test/Bitcode/compatibility.ll
    M llvm/test/Bitcode/operand-bundles-bc-analyzer.ll
    A llvm/test/CodeGen/AArch64/deactivation-symbols.ll
    A llvm/test/CodeGen/AArch64/ptrauth-irelative.ll
    M llvm/test/CodeGen/AArch64/ptrauth-type-info-vptr-discr.ll
    A llvm/test/CodeGen/MIR/AArch64/deactivation-symbols.mir
    M llvm/test/MC/AArch64/data-directive-specifier.s
    A llvm/test/MC/AArch64/patchinst.s
    A llvm/test/Transforms/PreISelIntrinsicLowering/protected-field-pointer.ll
    A llvm/test/Transforms/SROA/protected-field-pointer.ll
    A llvm/test/Transforms/Util/phi-protected-field-ptr.ll
    M llvm/unittests/SandboxIR/SandboxIRTest.cpp
    M llvm/unittests/Transforms/Utils/ValueMapperTest.cpp
    M llvm/utils/TableGen/DAGISelMatcherEmitter.cpp
    M llvm/utils/gn/secondary/libcxx/include/BUILD.gn

  Log Message:
  -----------
  [𝘀𝗽𝗿] initial version

Created using spr 1.3.6-beta.1



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list