[all-commits] [llvm/llvm-project] fcabb5: [HEXAGON] Add AssertSext in sign-extended mpy (#14...

[Abinaya Saravanan via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: fcabb53f0c349885167ea3d0e53915e6c42271a7
      https://github.com/llvm/llvm-project/commit/fcabb53f0c349885167ea3d0e53915e6c42271a7
  Author: Abinaya Saravanan <quic_asaravan at quicinc.com>
  Date:   2025-07-17 (Thu, 17 Jul 2025)

  Changed paths:
    M llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp
    A llvm/test/CodeGen/Hexagon/mpy-operand-hoist.ll

  Log Message:
  -----------
  [HEXAGON] Add AssertSext in sign-extended mpy (#149061)

The pattern i32xi32->i64, should be matched to the sign-extended
multiply op, instead of explicit sign- extension of the operands
followed by non-widening multiply (this takes 4 operations instead of
one). Currently, if one of the operands of multiply inside a loop is a
constant, the sign-extension of this constant is hoisted out of the loop
by LICM pass and this pattern is not matched by the ISEL.

This change handles multiply operand with Opcode of the type AssertSext
which is seen when the sign-extension is hoisted out-of the loop.
Modifies the DetectUseSxtw() to check for this.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications