[all-commits] [llvm/llvm-project] 6b95aa: [RISCV] Use QC.INSBI for OR with immediate when OR...

[Sudharsan Veeravalli via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 6b95aa6444a0a63c13893b0629eb20e2ecaf322e
      https://github.com/llvm/llvm-project/commit/6b95aa6444a0a63c13893b0629eb20e2ecaf322e
  Author: Sudharsan Veeravalli <quic_svs at quicinc.com>
  Date:   2025-07-08 (Tue, 08 Jul 2025)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
    M llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
    M llvm/test/CodeGen/RISCV/xqcibm-cto-clo-brev.ll
    A llvm/test/CodeGen/RISCV/xqcibm-insert.ll

  Log Message:
  -----------
  [RISCV] Use QC.INSBI for OR with immediate when ORI isn't possible (#147349)

When the immediate to the ORI is a ShiftedMask_32 that does not fit in
12-bits we can use the QC.INSBI instruction instead. We do not do this
for cases where the ORI can be replaced with a BSETI since these can be
compressesd when the Xqcibm extension (which QC.INSBI is a part of) is
enabled.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications