[all-commits] [llvm/llvm-project] fa1177: [RISCV] Implement Feature Bit for Q (#145001)
Iris Shi via All-commits
all-commits at lists.llvm.org
Fri Jun 20 20:32:49 PDT 2025
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: fa117715ca3645603859c8474ea3312639f3ff66
https://github.com/llvm/llvm-project/commit/fa117715ca3645603859c8474ea3312639f3ff66
Author: Iris Shi <0.0 at owo.li>
Date: 2025-06-21 (Sat, 21 Jun 2025)
Changed paths:
M compiler-rt/lib/builtins/cpu_model/riscv.c
Log Message:
-----------
[RISCV] Implement Feature Bit for Q (#145001)
To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications
More information about the All-commits
mailing list