[all-commits] [llvm/llvm-project] aac843: [RISCV] Sort RISCVSystemOperands to match the RISC...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: aac843c1a1ebc7bae449858fa7e585f10084ae17
      https://github.com/llvm/llvm-project/commit/aac843c1a1ebc7bae449858fa7e585f10084ae17
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2025-05-22 (Thu, 22 May 2025)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVSystemOperands.td

  Log Message:
  -----------
  [RISCV] Sort RISCVSystemOperands to match the RISC-V Privilege Specification. (#140967)

Use the order here
https://github.com/riscv/riscv-isa-manual/blob/main/src/priv-csrs.adoc

My hope is that by having the lists in sync, we can more easily compare
them for missing or incorrect entries.

Unfortunately, not all CSRs have been integrated there yet. I've filed
issues in riscv-isa-manual to get them added.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications