[all-commits] [llvm/llvm-project] e56ba3: [RISCV] Remove the mucounteren alternate name for ...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: e56ba37bfff37b0ffa88e811fbcb10a1dfe0f42e
      https://github.com/llvm/llvm-project/commit/e56ba37bfff37b0ffa88e811fbcb10a1dfe0f42e
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2025-03-24 (Mon, 24 Mar 2025)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVSystemOperands.td
    M llvm/test/MC/RISCV/machine-csr-names.s

  Log Message:
  -----------
  [RISCV] Remove the mucounteren alternate name for CSR 0x320. (#132498)

This is the old name for 0x320 from privilege spec 1.9. It has different
semantics than mcountinhibit that is at that address now.

It doesn't look like binutils supports this name anymore so I don't
think llvm should.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications