[all-commits] [llvm/llvm-project] dbc766: PowerPC: Use REG_SEQUENCE instead of INSERT_SUBREG...

[Lei Huang via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: dbc7665b24eca1568902808bfb05db4b752cad19
      https://github.com/llvm/llvm-project/commit/dbc7665b24eca1568902808bfb05db4b752cad19
  Author: Lei Huang <lei at ca.ibm.com>
  Date:   2025-03-18 (Tue, 18 Mar 2025)

  Changed paths:
    M llvm/lib/Target/PowerPC/PPCInstrMMA.td
    M llvm/lib/Target/PowerPC/PPCInstrP10.td
    M llvm/test/CodeGen/PowerPC/bfloat16-outer-product.ll
    M llvm/test/CodeGen/PowerPC/dmf-outer-product.ll
    M llvm/test/CodeGen/PowerPC/mma-acc-copy-hints.ll
    M llvm/test/CodeGen/PowerPC/mma-acc-memops.ll
    M llvm/test/CodeGen/PowerPC/mma-acc-spill.ll
    M llvm/test/CodeGen/PowerPC/mma-integer-based-outer-product.ll
    M llvm/test/CodeGen/PowerPC/mma-intrinsics.ll
    M llvm/test/CodeGen/PowerPC/mma-outer-product.ll
    M llvm/test/CodeGen/PowerPC/mmaplus-intrinsics.ll
    M llvm/test/CodeGen/PowerPC/paired-vector-intrinsics.ll
    M llvm/test/CodeGen/PowerPC/ppc64-acc-regalloc-bugfix.ll
    M llvm/test/CodeGen/PowerPC/ppc64-acc-regalloc.ll

  Log Message:
  -----------
  PowerPC: Use REG_SEQUENCE instead of INSERT_SUBREG (#129941)

Update to use REG_SEQUENCE when possible.

This patch only update td pattern to utilize REG_SEQUENCE for
INSERT_SUBREG for cases where it does not produce
a nesting of REG_SEQUENCE. This seem to show some improvement in code
gen for `llvm/test/CodeGen/PowerPC/mmaplus-intrinsics.ll`.

Fixes part of https://github.com/llvm/llvm-project/issues/125502



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications