[all-commits] [llvm/llvm-project] 9fddce: [MLIR][Affine] Fix getSliceBounds for missing hand...

[Uday Bondhugula via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 9fddcea027993e18a8de7e58e73a56f56866f70f
      https://github.com/llvm/llvm-project/commit/9fddcea027993e18a8de7e58e73a56f56866f70f
  Author: Uday Bondhugula <uday at polymagelabs.com>
  Date:   2025-02-15 (Sat, 15 Feb 2025)

  Changed paths:
    M mlir/lib/Analysis/FlatLinearValueConstraints.cpp
    M mlir/test/Dialect/Affine/loop-fusion-4.mlir

  Log Message:
  -----------
  [MLIR][Affine] Fix getSliceBounds for missing handling of no lower/upper bound in certain cases (#127192)

Fix `FlatLinearValueConstraints::getSliceBounds` for missing checks on
no
lower/upper bound bound. Obvious bug.

Fixes: https://github.com/llvm/llvm-project/issues/119525
Fixes: https://github.com/llvm/llvm-project/issues/108374



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications