[all-commits] [llvm/llvm-project] 488977: TableGen: Add missing consts to CodeGenSubRegIndex

[Matt Arsenault via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 48897774a5accdd33fcb6d7a7b698a61c96006ed
      https://github.com/llvm/llvm-project/commit/48897774a5accdd33fcb6d7a7b698a61c96006ed
  Author: Matt Arsenault <Matthew.Arsenault at amd.com>
  Date:   2025-02-13 (Thu, 13 Feb 2025)

  Changed paths:
    M llvm/utils/TableGen/RegisterInfoEmitter.cpp

  Log Message:
  -----------
  TableGen: Add missing consts to CodeGenSubRegIndex



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications