[all-commits] [llvm/llvm-project] 654d07: AMDGPU/GlobalISel: RegBankLegalize rules for load

[Petar Avramovic via All-commits]

  Branch: refs/heads/users/petar-avramovic/new-rbs-rb-load-rules
  Home:   https://github.com/llvm/llvm-project
  Commit: 654d07bc763ccb30021b69c7a1623fe31ac99d9e
      https://github.com/llvm/llvm-project/commit/654d07bc763ccb30021b69c7a1623fe31ac99d9e
  Author: Petar Avramovic <Petar.Avramovic at amd.com>
  Date:   2025-01-24 (Fri, 24 Jan 2025)

  Changed paths:
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.h
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
    M llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.h
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-load.mir
    M llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-zextload.mir

  Log Message:
  -----------
  AMDGPU/GlobalISel: RegBankLegalize rules for load

Add IDs for bit width that cover multiple LLTs: B32 B64 etc.
"Predicate" wrapper class for bool predicate functions used to
write pretty rules. Predicates can be combined using &&, || and !.
Lowering for splitting and widening loads.
Write rules for loads to not change existing mir tests from old
regbankselect.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications