[all-commits] [llvm/llvm-project] 8fcbba: [RISCV] Add Qualcomm uC Xqcisls (Scaled Load Store...

[Sudharsan Veeravalli via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 8fcbba82d6c8038c4a0c5859275523414107b198
      https://github.com/llvm/llvm-project/commit/8fcbba82d6c8038c4a0c5859275523414107b198
  Author: Sudharsan Veeravalli <quic_svs at quicinc.com>
  Date:   2024-11-29 (Fri, 29 Nov 2024)

  Changed paths:
    M clang/test/Driver/print-supported-extensions-riscv.c
    M llvm/docs/RISCVUsage.rst
    M llvm/docs/ReleaseNotes.md
    M llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
    M llvm/lib/Target/RISCV/RISCVFeatures.td
    M llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
    M llvm/lib/TargetParser/RISCVISAInfo.cpp
    M llvm/test/CodeGen/RISCV/attributes.ll
    A llvm/test/MC/RISCV/xqcisls-invalid.s
    A llvm/test/MC/RISCV/xqcisls-valid.s
    M llvm/unittests/TargetParser/RISCVISAInfoTest.cpp

  Log Message:
  -----------
  [RISCV] Add Qualcomm uC Xqcisls (Scaled Load Store) extension (#117987)

This extension adds 8 load/store instructions with a scaled index
addressing mode.

The current spec can be found at:
https://github.com/quic/riscv-unified-db/releases/latest

This patch adds assembler only support.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications